Open Access Open Access  Restricted Access Subscription or Fee Access

Low Power Analog Multiplier using FGMOS Transistor

Dr.K. Duraisamy, U. Ragavendran

Abstract


A novel 4- quadrant analog multiplier using floating gate mos (FGMOS) transistors operating in saturation region are implemented. Floating gate mosfets are being utilized in a number of new and existing analog applications. These devices are not only useful for designing memory elements but also we can implement circuit elements. The main advantage in FGMOS is that the drain current is proportional to square of the weighted sum of input signals. By using conventional transistors we obtain only few hundred mill volts range of the supply voltage and when we go for square law devices we obtain up to 50%. So in order to get 100% range of the supply voltage we go for FGMOS. This can be obtained by the control voltage applied at the gate of the FGMOS. This simulation is done with the SPICE tools

Keywords


VLSI, MOSFET Circuits, MOS Logic Circuits, MOS Integrated Circuits

Full Text:

PDF

References


S. I. Liu and Y. S. Hwang, “CMOS four-quadrant multiplier using bias feedback techniques”, IEEE J. Solid-State Circuits, vol. 29, no. 6, pp. 750-752, June, 1994.

J. Pena-Fino1 and J. A. Connelly, “A MOS fourquadrant analog multiplier using the quarter-square technique”, IEEE J. Solid-State Circuits, vol. SC-22, no. 6, pp. 1064-1073, December, 1987.

H. G. Song and C. K. Kim, “A MOS four-quadrant analog multiplier using simple two-input squaring circuits with source followers”, IEEE J. Solid-State Circuits, vol. 25, no. 3, pp. 841-848, June 1990.

C. W. Kim and S. B. Park, “Design and implementation of a new four quadrant MOS analog multiplier”, Analog Integrated Circuits and Signal Processing, vol. 2, pp. 95- 103, 1992.

N. Saxena and J. J. Clark, “A four-quadrant CMOS analog multiplier for analog neural network,” IEEE J. Solid-State Circuits, vol. 29, no. 6, pp. 746-749, June, 1994.

K. Bult and H. Wallinga, “A CMOS four-quadrant analog multiplier”, IEEE J. Solid-State Circuits, vol. SC-21,no. 3, pp. 430-435, June, 1986.

S. L. Wong, N. Kalyansundaram, and C. A. T. Salama, “Wide dynamic range four-quadrant CMOS analog multiplier using linearized transconductance”, IEEE J. Solid-State Circuits, vol. SC-21, no. 6, pp. 1120-1122, December, 1986.

Z. Wang, “A CMOS four-quadrant analog multiplier with single-ended voltage output and improved temperature performance,” IEEE J. Solid-State Circuits, vol. 26, no. 9, pp. 1293-1301, September, 1991.

S. R. S. Garimella, J. Ramirez-Angulo, A. Lopez-Martin and R. G. Carvajal, “Design of Highly Linear Multipliers using Floating Gate Transistors and/or Source Degeneration Resistor”, IEEE International Symposium on Circuits and Systems, 2008, pp.1492-1495.

S.S. Jamuar, S. Sharma and S.S.Rajput, “Analog Signal processing Using FGMOS Based Structures: A Tutorial,” J. Of Active and Passive Electronic Devices, vol. 3, pp.109- 124, 2008.


Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.