Open Access Open Access  Restricted Access Subscription or Fee Access

A Heterogeneous Multiprocessor System-on-Chip Architecture Incorporating Memory Allocation

T. Thillaikkarasi, A. Jagadeesan, Dr. K. Duraiswamy

Abstract


This paper describes the development of a Multiprocessor System-on-Chip (MPSoC) with a novel interconnect architecture incorporating memory allocation. It addresses the problem of mapping a process network with data dependent behavior and soft real time constraints onto the heterogeneous multiprocessor System on Chip (SoC) architectures and focuses on a memory allocation step which is based on an integer linear programming model. An application is modeled as Kahn Process Network (KPN) which makes the parallelism present in the application explicit. The main contribution of our work is an MILP based approach which can be used to map the KPN of streaming applications with data dependent behavior and interleaved computation and communication. Our solution minimizes hardware cost while taking into account the performance constraints. One of the salient features of our work is that it takes into account the additional overheads because of data communication conflicts. It permits to obtain an optimal distributed shared memory architecture minimizing the global cost to access the shared data in the application, and the memory cost. Our approach allows automatic generation of an architecture-level specification of the application.

Keywords


Application Specific Multiprocessors, Integer Linear Programming, Kahn Process Networks, System on Chip.

Full Text:

PDF

References


De Kock, E. A., Essink, G., Smits, W. J. M., vander Wolf, P., Brunel, J. Y., Kruijtzer, W. M., Lieverse, P. and Vissers, K. A, ‘YAPI: Application Modeling for Signal Processing Systems’, In Proc. 37th Design Automation Conference (DAC’00), 2000, pages 402– 405.

Basten, T. and Hoogerbrugge, J., ‘Efficient Execution of Process Networks’, In Communicating Process Architecture, 2001.

A. Baghdadi, D. Lyonnard, N-E. Zergainoh, A.A. Jerraya, “An Efficient Architecture Model for Systematic Design of Application-Specific Multiprocessor SoC”, Proc. of DATE 2001, Mar 2001.

Dwivedi, B. K., Kumar, A. and Balakrishnan, M., ‘Synthesis of Application Specific Multiprocessor Architectures for Process Networks’, Technical report, Dept. of Computer Science & Engg., Indian Institute of Technology Delhi. http://www.cse.iitd.ernet.in/esproject/., 2003.

Sorin, D. J., Lemon, J. L., Eager, D. L. and Vernon, M. K, ‘Analytic Evaluation of Shared-Memory Architectures’, IEEE Transaction on Parallel and Distributed Systems, 14(2):, 2003, 166–180.

Singh, A. Chhabra, A. Gangwar, A. Dwivedi, B. K. Balakrishnan M. and. Kumar. A ,‘SoC Synthesis With Automatic Interface Generation’ In Proc. 16th International Conference on VLSI Design (VLSI-2003), New Delhi, India, 2003, pages 585–590.

Dwivedi, B. K. Kumar, A. and Balakrishnan, M., ‘Synthesis of Application Specific Multiprocessor Architectures for Process Networks’, In Proc. 17th International Conference on VLSI Design, Mumbai, India, 2003, pages 780–783.

T. Thillaikkarasi was born in Salem, India on May 18, 1981. She graduated from Adhiyamaan college of Engineering in 2002 with a degree in Electrical and Electronics Engineering. Thereafter she joined as a Lecturer in K.S.Rangasamy College of Technology and completed her Master of Engineering in Power Electronics and Drives from K.S.Rangasamy College of Technology in 2007. Now working as a Lecturer in Bannari amman Institute of Technology. She is a research scholar in the Department of Computer Science and Engineering. Her area of interest includes Multiprocessor based Embedded Systems, Computer Networks and Application specific SoC’s. She is a life member in ISTE.

Dwivedi, B. K. Kumar, A. and Balakrishnan, M., ‘Automatic Synthesis of System on Chip Multiprocessor Architectures for Process Networks. In Proc. Int. Conf. on Hardware/Software Codesign and System Synthesis (CODES+ISSS 2004), Stockholm, Sweden, 2004, pages 60–65.

Dwivedi, B. K. Dhand, H. Balakrishnan M. and Kumar. A., ‘RPNG: A Tool for Random Process Network Generation’, In Proc. Asia and South Pacific International Conference in Embedded SoCs (ASPICES-2005), Bangalore, India, July 2005.

Basant K. Dwivedi, Arun Kejariwal, Balakrishnan, M. and Anshul Kumar., ‘Rapid Resource-Constrained Hardware Performance Estimation’, In Proc. International Workshop on Rapid System Prototyping (RSP06), Chania, Crete, Greece, 2006.

S.V Adve, V.S Pai, P. Ranganathan, “Recent Advances in Memory Consistency Models for Hardware Shared Memory Systems”, Special issue on distributed Shared-Memory Systems, Mars 1999.

C. Amza, A. Cox, S. Dwarkadas, L. Jin & al, “Adaptive Protocols for Software Distributed Shared Memory”, Special issue on distributed Shared-Memory Systems, Mars 1999.

F.Cathoor & al, Custom Memory Management Methodology, Kluwer Academic Publishers, 1998.

F.Cathoor, S. Wuytack & al, “System level transformations for low power data transfer and storage”, in paper collection “low power CMOS design », IEEE Press, pp.609-618, 1998.

D. Culler, J.P. Singh, A. Gupta, “Parallel computer architecture: A Hardware/Software approach”, Maurgan Kauffman publishers, August 1998.

K. Danckaert, F. Cathoor & al, “System-level memory optimization for hardware-software co-design”, Proc. of Workshop on hardware/software co-design, Braunschweig, Germany, pp.55-59, March 1997.

L. Gauthier, S. Yoo, A.A. Jerraya, “Automatic Generation and Targeting of Application Specific Operating Systems and Embedded Systems Software”, Proc. of DATE conference, Munich, March 2001.

J. Hennessy, M. Heinrich, A. Gupta, “Cache-Coherent Distributed Shared Memory: Perspectives on Its Development and Future Challenges”, Special issue on distributed Shared-Memory Systems, March 1999.

H.F. Leung, H.F. Ting, “An Optimal Algorithm for Global Termination detection in Shared-Memory Asynchronous Multiprocessor Systems”, IEEE Transactions on parallel and distributed systems, May 1997.

Y. Li, W. Wolf, “Allocation of Multirate Systems on Multiprocessors with Memory Hierarchy Modeling and Optimization”, Proc. of CODES/CASHE '97, Braunschweig, Germany, March, 1997.

Y. Li, W. Wolf, “Hardware/Software Co-Synthesis with Memory Hierarchies”, IEEE transaction on computer-aided design of integrated circuit and Systems, October 1999.

D. Lyonnard, S. Yoo, A. Baghdadi, A.A. Jerraya, “Automatic Generation of Application-Specific Architectures for Heterogeneous Multiprocessor System-on-Chip”, Proc. of DAC 2001, June 2001, Las Vegas, Nevada, USA.

P. R. Panda, N. Dutt, A. Nicolau, Memory Issues in Embedded Systems-on-chip : Optimization and exploration, Kluwer Academic Publishers, 1999.

J. Protic, M. Tomasevic, V. Milutinovic, “Distributed Shared Memory : Concepts and Systems”, IEEE Parallel & Distributed Technology; Summer 1996.

S.Wuytack, J.P. Diguet & al, “Formalized methodology for data reuse exploration for low-power hierarchical memory mapping”, IEEE Trans, on VLSI Systems, Vol6, 1998.


Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.