A High Speed and Area Efficient Floating Point Complex Number Multiplier on FPGA
Area, power dissipation and accuracy are very important factors in VLSI design. But in real time DSP applications high performance is the prime target. Hence there should be a trade-off between those three factors. In this paper we have implemented an IEEE-754 single precision floating point complex number multiplier which uses only three dedicated 24 bit multipliers instead of four multipliers. This 24 bit multiplier makes use of an optimized4x4 multiplier which is high speed .In this paper we have compared our complex number multiplier with another complex number multiplier which makes use of Booth encoded Wallace tree algorithm for 4x4 multiplications. The results are compared and an area of 54.2% was reduced on FPGA .A slack of 2.141 is obtained, which is 100.00 for complex number multiplier using Booth encoded Wallace tree algorithm at 10 MHz .
G. Even and P.-M. Seidel. “A comparison of three rounding algorithms for IEEE floating-point multiplication”. Technical Report EES1998-8, EES Dep., Tel-Aviv Univ., 1998.
C. Hinds, E. Fiene, D. Marquette, and E. Quintana. “Parallel method and apparatus for detecting and completing floating point operations involving special operands”. U.S. patent 5339266, 1994.
IEEE standard for binary floating point arithmetic. ANSI/ IEEE754-1985, New York, 1985.
S. Oberman, H. Al-Twaijry, and M. Flynn. The SNAP project: Design of floating point arithmetic units. In Proceedings of the 13th Symposium on Computer Arithmetic,volume 13, pages 156–165. IEEE, 1997.
Sateesh Reddy “Unified Reconfigurable Floating-Point Pipelined Architecture “, Vol No 7,IJEST, 2011.  Ismail, R.C.,Hussin, R. “High Performance Complex Number Multiplier Using Booth-Wallace Algorithm”Semiconductor Electronics, 2006. ICSE '06. IEEE International Conference.
Vojin G. Oklobdzija“ An Integrated Multiplier for Complex Numbers” journal of VLSI Signal Processing, 7, 213-222(1994)
Nhon T. Quach , Naofumi Takagi , Michael J. Flynn “ Systematic IEEE Rounding Method for High-Speed Floating-Point Multipliers” IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Vol. 12, No. 5, May 2004
Subhash Kumar Shrama, HimanshuPandey, ShailendraSahni and Vishal Kumar Srivastava “Implementation of IEEE-754 Addition and Subtraction for Floating Point Arithmetic Logic Unit” International Transactions in Mathematical Sciences and Computer Volume 3, No. 1, 2010, pp. 131-140.
Michael J. Beauchamp, Scott Hauck ,Keith D. Underwood, K. Scott Hemmert“Embedded Floating-Point Units in FPGAs”FPGA'06, February 22-24, 2006, Monterey, California, USA
KavitaKhare,R.P.Singh,NilayKhare“Comparison of pipelined IEEE-754 Standard Floating Point Multiplier with un-pipelined multiplier”, Journal of Scientific & Industrial Research Vol.65, November 2006,pp.900-904
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.