Sakthivel, R.

• Vol 1, No 7 (2009) - Articles
  A Novel AES VLSI Architecture with Fully-Sub Pipelined Structure for High Throughput and Area Efficiency
  Abstract