High Speed CMOS Differential Logic Design for Carry Lookahead Adder
Abstract
Keywords
Full Text:
PDFReferences
M. Pedram and J. M. Rabaey, Power-Aware Design Methodologies. Boston, MA: Kluwer, 2002.
A. Wang and A. Chandrakasan, “A 180 mV FFT processor using subthreshold circuit techniques,” in Proc. IEEE ISSCC, 2004, pp. 292–295.
B. Zhai, L. Nazhandali, J. Olson, A.Reeves, M. Minuth, R. Helfand, P. Sanjay, D. Blaauw, and T. Austin, “A 2.60 pJ/Inst subthreshold sensor processor for optimal energy efficiency,” in Proc. IEEE VLSI Symp., 2006, pp. 154–155.
D. Bol, D. Flandre, and J.-D. Legat, “Technology flavor selection and adaptive techniques for timing-constrained 45 nm subthreshold circuits,” in Proc. ACM ISLPED, 2009, pp. 21–26.
L. G. Heller,W. Griffin, J. Davis, and N. Thoma, “Cascode voltage switch logic: A differential CMOS logic family,” in Proc. IEEE ISSCC Dig. Tech. Papers, Feb. 1984, pp. 16–17.
R. H. Krambeck, C. M. Lee, and H.-F. S. Law, “High-speed compact circuits with CMOS,” IEEE J. Solid-State Circuits, vol. SSC-17, no. 3, pp. 614–619, Jun. 1982.
J. H. Lou and J. B Kuo, “A 1.5V full-swing bootstrapped CMOS large capacitive-load driver circuit suitable for low-voltage CMOS VLSI,” IEEE J. Solid-State Circuits, vol. 32, no. 1, pp. 119–121, Jan. 1997.
J. H. Lou and J. B. Kuo, “A 1.5-V CMOS all-N-logic true-single-phase bootstrapped dynamic-logic circuit suitable for low supply voltage and high-speed pipelined system operation,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 46, no. 5, pp. 628–631, May 1999.
J. Garcia, J. A. Montiel-Nelson, and S. Nooshabadi, “A single-capacitor bootstrapped power-efficient CMOS driver,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 9, pp. 877–881, Sep. 2006.
J.-W. Kim and B.-S. Kong, “Low-voltage bootstrapped CMOS drivers with efficient conditional bootstrapping,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 55, no. 6, pp. 556–560, Jun. 2008.
Jong-Woo kim, Joo-Seong kim and Bai-Sun kong,”low voltage CMOS differential logic style with supply voltage approaching device threshold,”IEEE Trans.CircuitsSyst.l,Exp.Briefs,volumeno.59,no.3,pp.173-177,March2012.
Refbacks
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.