Hardware-Friendly Vision Algorithm Using FPGA Embedded I/O Resources
Abstract
Keywords
Full Text:
PDFReferences
Y. Watanabe, T. Komuro, and M. Ishikawa, “A high-speed vision system for moment-based analysis of numerous objects,” in Proc. IEEE Int.Conf. Image Process, 2007, pp. V-177–V-180.
K. Yamane, T. Kuroda, and Y. Nakamura, “High-precision and highspeed motion capture combining heterogeneous cameras,” in Proc.IEEE/Robot. Soc. Jpn. Int. Conf. Intell. Robots Syst., 2004, pp. 279–286.
L. B. W. Jensen, A. Kjaer-Nielsen, J. D. Alonso, E. Ros, and N. Kruger, “A hybrid FPGA/coarse parallel processing architecture for multi-modal visual feature descriptors,” International Conference on Reconfigurable Computing and FPGAs, pp. 241–246, December 2008.
T. Komuro, S. Kagami, and M. Ishikawa, “A dynamically reconfigurable SIMD processor for a vision chip,” IEEE J. Solid-State Circuits, vol. 39, no. 1, pp. 265–268, Jan. 2004.
P. Dudek and P. Hicks, “A general-purpose processor-per-pixel analog SIMD vision chip,” IEEE Trans. Circuits Syst. I: Regular Papers, vol. 52, no. 1, pp. 13–20, Jan. 2005.
C. Torres-Huitzil and M. Arias-Estrada, “An FPGA architecture for high speed edge and corner detection,” Fifth IEEE International Workshop on Computer Architectures for Machine Perception, pp. 112–116, 2000.
D. Baumgartner, P. Rossler, and W. Kubinger, “Performance benchmark of DSP and FPGA implementations of low-level vision algorithms,” IEEE Conference on Computer Vision and Pattern Recognition, pp. 1–8, June 2007.
J. C. Sosa, R. Gomez-Fabela, J. A. Boluda, and F. Pardo, “Changedriven image architecture on FPGA with adaptive threshold for opticalflow computation,” IEEE International Conference on Reconfigurable Computing and FPGAs, pp. 1–8, September 2006.
Refbacks
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.