Open Access Open Access  Restricted Access Subscription or Fee Access

Hardware Trojan Rectification and Reducing Trojan Activation Time Using Transition Probability and Dummy Flipflops

R. Gomathi, A. Jeyasingh

Abstract


Fabless semiconductor industry and government agencies have raised serious concerns about tampering with inserting hardware Trojans in an integrated circuit supply chain. The proposed Trojan detection methods are based on Trojan activation to observe either a faulty output or measurable abnormality on side-channel signals. Time to activate a hardware Trojan circuit is a major concern from the authentication standpoint. The paper analyzes time to generate a transition in functional Trojans. Transition is modeled by geometric distribution and the number of clock cycles required to generate a transition is estimated. And a dummy scan flip-flop insertion procedure and switching activity is proposed aiming at decreasing transition generation time. The procedure increases transition probabilities of nets beyond a specific threshold. The relation between circuit topology, authentication time, and the threshold are determined. Proposed method can significantly increase Trojan activity and reduce Trojan activation time.

Keywords


Dummy Flip-Flop Insertion, Hardware Trojan Security, Trojan Detection & Rectification, Transition Probability.

Full Text:

PDF

References


X.Wang, M. Tehranipoor, and J. Plusquellic, “Detecting malicious inclusions in secure hardware: Challenges and solutions,” in Proc. IEEE Int. Workshop Hardware-Oriented Security Trust(HOST), 2008, pp. 15–19.

M. Banga and M. S. Hsiao, “A novel sustained vector technique for the detection of hardware Trojans,” in Proc. Int. Conf. VLSI Des., 2009, pp. 327–332.

R. S. Chakraborty and S. Bhunia, “Security against hardware Trojan through a novel application of design obfuscation,” in Proc. Int. Conf. Comput.-Aided Des. (ICCAD), 2009, pp. 113–116.

M. Banga and M. S. Hsiao, “A region based approach for the identification of hardware Trojans,” in Proc. IEEE Int.Workshop Hardware-Oriented Security Trust (HOST), Jun. 2008, pp. 40–47.

M. Banga, M. Chandrasekar, L. Fang, and M. S. Hsiao, “Guided test generation for isolation and detection of embedded Trojans in ICs,” in Proc. IEEE/ACM Great Lakes Symp. VLSI, Apr. 2008, pp. 363–366.

D. Agrawal, S. Baktir, D. Karakoyunlu, P. Rohatgi, and B. Sunar, “Trojan detection using IC fingerprinting,” in Proc. Symp. Security Privacy, 2007, pp. 296–310.

R. Rad, X. Wang, J. Plusquellic, and M. Tehranipoor, “Power supply signal calibration techniques for improving detection resolution to hardware Trojans,” in Proc. Int. Conf. Comput.-Aided Des. (ICCAD), 2008, pp. 632–639.

U.S.D. Of Defense, “Defense science board task force on high performance microchip supply,” Washington, D.C., 2005 [Online].

S. Adee, “The hunt for the kill switch,” IEEE Spectrum, 2008 [Online]. Available:

X.Wang, M. Tehranipoor, and J. Plusquellic, “Detecting malicious inclusions in secure hardware: Challenges and solutions,” in Proc. IEEE

M. Banga and M. S. Hsiao, “A novel sustained vector technique for the detection of hardware Trojans,” in Proc. Int. Conf. VLSI Des., 2009,

R. S. Chakraborty and S. Bhunia, “Security against hardware Trojan through a novel application of design obfuscation,” in Proc. Int. Conf.

M. Banga and M. S. Hsiao, “A region based approach for the identification of hardware Trojans,” in Proc. IEEE Int.Workshop Hardware-Oriented

M. Banga, M. Chandrasekar, L. Fang, and M. S. Hsiao, “Guided test generation for isolation and detection of embedded Trojans in ICs,” i

D. Agrawal, S. Baktir, D. Karakoyunlu, P. Rohatgi, and B. Sunar, “Trojan detection using IC fingerprinting,” in Proc. Symp. Security

R. Rad, X. Wang, J. Plusquellic, and M. Tehranipoor, “Power supply signal calibration techniques for improving detection resolution to

M. Tehranipoor and F. Koushanfar, “A survey of hardware Trojan taxonomy and detection,” IEEE Des. Test Comput., pp. 10–25, 2010.

J. Li and J. Lach, “At-speed delay characterization for IC authentication and Trojan horse detection,” in Proc. IEEE Int. Workshop Hardware-

M. Bushnell and V. Agrawal, Essentials of Electronics Testing. Norwell, MA: Kluwer, 2000.

M. Potkonjak, A. Nahapetian, M. Nelson, and T. Massey, “Hardware Trojan horse detection using gate-level characterization,” in Proc. IEEE


Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.