Partial Scan using Modified Testcube Analysis Algorithm
Abstract
Keywords
Full Text:
PDFReferences
N. Alawadhi et al, “Revival of partial scan: Test Cube analysis of Flip-Flops”, 29th IEEE VLSI Test Symposium, 2011.
IEEE Standard 1364 IEEE Standard Hardware Description Language Based on the Verilog®Hardware Description Language, 1995.
IEEE Standard Test Interface Language (STIL) for Digital Test Vector Data, 1999
IEEE Standard for Extensions to Standard Test Interface Language (STIL), 2005
Agrawal, V.D. et al, “Spartan: A Spectral and Information Theoretic Approach to Partial Scan”, International Test Conference, 2007
Agrawal, V.D. et al, “A Partial Scan Method for Sequential Circuits with Feedback”, IEEE Transaction, 1990.
Chakradhar S.T. et al, “An Exact Algorithm for Selecting partial Scan Flip-Flops”, 31st IEEE Design Automation Conf., pp 81-86, June 1994.
Gupta R. et al. “The Ballast Methodology for Structured Partial Scan Design”, IEEE Transaction, 1990.
Q.Li et al, “A Test Approach of Combining Partial Scan with Functional Testing for High Performance Processors”, 9th IEEE ASIC International Conf., pp. 381-384, Oct 2011.
D.P.Vasudevan, A. Efthymiou “A Partial Scan Based Test Generation for Asynchronous Circuits”, 11th IEEE Design and Diagnostics of Electronic Circuits and Systems Workshop, pp 1-4, April 2008.
Jaramilo K. “10 Tips for Successful Scan Design” Philips Semiconductors.
Colburn J. E. et al, “Enhancing Testability by Structured Partial Scan”, 30th IEEE VLSI Test Symposium, 2012
M. Abramovici et al, “Digital Systems Testing and estable Design”, IEEE press, 1990.
Refbacks
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.