Low Power Design for Integrated Systems
Abstract
Keywords
Full Text:
PDFReferences
S. M. Kang and Y. Leblebici, CMOS digital integrated circuits analysis and design (3rd edition), McGraw-Hill Companies, October 2002.
P. Chandrakasan, et al., “Low-power CMOS digital design”,
J. M. Rabaey, et al., Low power design methodologies
L. Benini, et al., “A survey of design techniques for system-level dynamic power management”, IEEE Transactions on Very Large Scale IC.
M. Pedram, “Power minimization in IC design: principles and applications”, ACM Transaction on Design Automation of Electronic Systems, Vol. 1, no.1, 1996, pp.3–56
Chen, et al., “On gate level power optimization using dual-supply voltages”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 9, Issue: 5, 2001, pp. 616–629
M. Igarashi, et al., “A low-power design method using multiple supply voltages”, 1997 International Symposium on Low Power Electronics and Design, 1997, pp.36–41
S. J. Shieh, et al., “Design of low-power domino circuits using multiple supply voltages”, The 8th IEEE International Conference on Electronics, Circuits and Systems, Vol. 2, 2001, pp. 711–714
Refbacks
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.