Open Access Open Access  Restricted Access Subscription or Fee Access

FPGA Implementation of Braun’s Multiplier Using Spartan-3E, Virtex – 4, Virtex-5 and Virtex-6

R. Anitha, V. Bagyaveereswaran

Abstract


The developing an Application Specific Integrated Circuits (ASICs) will cost very high, the circuits should be proved and then it would be optimized before implementation. Multiplication which is the basic building block for several DSP processors, Image processing and many other. The Braun multipliers can easily be implemented using Field Programmable Gate Array (FPGA) devices. This research presented the comparative study of Spartan-3E, Virtex-4, Virtex-5 and Virtex-6 Low Power FPGA devices. The implementation of Braun multipliers and its bypassing techniques is done using Verilog HDL. We are proposing that adder block which we implemented our design (fast addition) and we compared the results of that so that our proposed method is effective when compare to the conventional design. There is the reduction in the resources like delay LUTs, number of slices used. Results are showed and it is verified using the Spartan-3E, Virtex-4 and Virtex-5 devices. The Virtex-5 FPGA has shown the good performance as compared to Spartan-3E and Virtex-4 FPGA devices.

Keywords


Digital Signal Processing (DSP), Field Programmable Gate Array (FPGA), Fast Addition, Spartan-3E, Truncated Multiplier, Verilog HDL, Virtex-4, Virtex-5, Virtex – 6 Low power.

Full Text:

PDF

References


Muhammad H. Rais, “Hardware Implementation of Truncated Multipliers Using Spartan-3AN, Virtex-4 and Virtex-5 FPGA Devices”, Am. J. Engg. & Applied Sci., 3 (1): 201-206, 2010.

M.A. Ashour*, H.I. Saleh, “An FPGA implementation guide for some different types of serial–parallel multiplier structures”, Microelectronics Journal 31 (2000) 161–168.

J. T. Yan and Z. W. Chen, “Low-power multiplier design with row and column bypassing,” IEEE International SOC Conference, pp.227-230, 2009.

J. T. Yan and Z. W. Chen,” Low-Cost Low-Power Bypassing-Based Multiplier Design,” IEEE 2010.

M. C. Wen, S. J. Wang and Y. M. Lin, “Low power parallel multiplier with column bypassing,“ IEEE International Symposium on Circuits and Systems, pp.1638-1641, 2005.

Sanjiv Kumar Mangal, Rahul M. Badghare, Raghavendra B. Deshmukh, R. M. Patrikar,”FPGA Implementation of Low Power Parallel Multiplier”, 20th International Conference on VLSI Design (VLSID'07) IEEE 2007.

Yin-Tsung Hwang , Jin-Fa Lin , Ming-Hwa Sheu and Chia-Jen Sheu,” Low Power Multipliers Using Enhenced Row Bypassing Schemes”, IEEE 2007.

Neil H.E.Weste, David Harris, Ayan Banerjee, “CMOS VLSI Design, A circuits and system perspective”, Pearson education, 2009.

Kiat – Seng Yeo and Kaushik Roy,” Low Voltage, Low Power VLSI Subsystems”, TMC 2009 ed.

Lars Wanhannar,” DSP Integrated Circuits”, Academic Press.

www.xilinx.com


Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.