FPGA Implementation of Braun’s Multiplier Using Spartan-3E, Virtex – 4, Virtex-5 and Virtex-6
Abstract
Keywords
Full Text:
PDFReferences
Muhammad H. Rais, “Hardware Implementation of Truncated Multipliers Using Spartan-3AN, Virtex-4 and Virtex-5 FPGA Devices”, Am. J. Engg. & Applied Sci., 3 (1): 201-206, 2010.
M.A. Ashour*, H.I. Saleh, “An FPGA implementation guide for some different types of serial–parallel multiplier structures”, Microelectronics Journal 31 (2000) 161–168.
J. T. Yan and Z. W. Chen, “Low-power multiplier design with row and column bypassing,” IEEE International SOC Conference, pp.227-230, 2009.
J. T. Yan and Z. W. Chen,” Low-Cost Low-Power Bypassing-Based Multiplier Design,” IEEE 2010.
M. C. Wen, S. J. Wang and Y. M. Lin, “Low power parallel multiplier with column bypassing,“ IEEE International Symposium on Circuits and Systems, pp.1638-1641, 2005.
Sanjiv Kumar Mangal, Rahul M. Badghare, Raghavendra B. Deshmukh, R. M. Patrikar,”FPGA Implementation of Low Power Parallel Multiplier”, 20th International Conference on VLSI Design (VLSID'07) IEEE 2007.
Yin-Tsung Hwang , Jin-Fa Lin , Ming-Hwa Sheu and Chia-Jen Sheu,” Low Power Multipliers Using Enhenced Row Bypassing Schemes”, IEEE 2007.
Neil H.E.Weste, David Harris, Ayan Banerjee, “CMOS VLSI Design, A circuits and system perspective”, Pearson education, 2009.
Kiat – Seng Yeo and Kaushik Roy,” Low Voltage, Low Power VLSI Subsystems”, TMC 2009 ed.
Lars Wanhannar,” DSP Integrated Circuits”, Academic Press.
www.xilinx.com
Refbacks
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.