Implementation of 90nm Technology Multi Test Pattern Sequence LFSR for Fault Testing
Abstract
The increasing growth of sub-micron technology has
resulted in the difficulty of VLSI testing. Test and design for
testability are recognized today as critical to a successful design. BIST is a design technique that allows a circuit to test itself. The technique can provide shorter test time compared to an externally applied test and allows the use of low-cost test equipment during all stages of production. Due to the randomness properties of Linear
Feedback Shift Registers (LFSR), this requires very little hardware overhead. However conventional LFSR fall short in fault coverage. In order to improve the fault coverage we introduce an improved LFSR
called Multi Test Pattern Sequence LFSR (MTPS LFSR). In this paper the structure of this improvised LFSR is described. This paper also focuses on the implementation of low power MTPSLFSR using various CMOS logics. This paper discusses architectures in terms of the hardware implementation, using pass transistor logic CMOS layout and power consumption, using 90nm CMOS layout Technology. Along with this it also explains about fault coverage improvement by using MTPS LFSR.
Keywords
Full Text:
PDFReferences
Fazal Noorbasha, K. Harikishore, Ch. Hemanth, A. Sivasairam, V. Vijaya
Raju, “LFSR Test Pattern For Fault Detection And Diagnosis For FPGA
CLB Cells”, International Journal of Advances in Engineering &
Technology, March 2012, Vol. 3, Issue 1, pp. 240-246.ISSN: 2231-1963.
(India)
S. Dayasagar Chowdary, Dr. Fazal Noorbasha, K. Hari Kishore, Shaik.
Moulali, “Implementation of Fault Injection Techniques for
Reconfigurable RISC Processor”, International Journal of VLSI & Signal
Processing Applications, Vol.2,Issue 1, Feb 2012, PP.19-23,ISSN
-3133. (India)
Dr. Fazal Noorbasha, K.Harikishore, B. Murali Krishna, M. Sambasiva
Rao, K.U.M. Karthik, G. Rajasekhar, “Design Of Built-In-Self-Checking
ASIC For Combinational Logic Circuits”, International Journal of
Advances in Science and Technology, January-2012, Vol. 4, No.1, PP.
-14. ISSN: 2229-5216. (UK).
D. Gil, J. Gracia, J.C. Baraza, P.J. Gil, (2003) “Study, Comparison and
Application of different VHDLBased Fault Injection Techniques for the
Experimental Validation of a Fault-Tolerant System”, Microelectronics
Journal, vol. 34, no. 1, pp. 41-51.
Guihai Yan,E, Yinhe Han, And Xiaowei Li, (2011) “SVFD: A Versatile
Online Fault Detection Scheme via Checking Of Stability Violation”,
IEEE Transactions On Very Large Scale Integration (VLSI) Systems,
Vol.19, No.9, pp.1627-1640.
Shikha Kakar, Balwinder Singh and Arun Khosla, (2009)
“Implementation of BIST Capability using LFSR Techniques in UART”,
International Journal of Recent Trends in Engineering ,Vol 1, No. 3, pp.
-304.
Mehdi B. Tahoori,(2011) “High Resolution Application Specific Fault
Diagnosis of FPGA”, IEEE Transactions On Very Large Scale Integration
(VLSI) Systems, Vol. 19, No. 10, PP.1775-1786.
I. Pomeranz and S. Reddy,(2004) “Improving The Stuck-At Fault
Coverage of Functional Test Sequences by Using Limited-Scan
Operations” IEEE Transactions On Very Large Scale Integration (VLSI)
Systems, vol. 12, no. 7, pp.780–788.
P. Bernardi,(2006) “A Pattern Ordering Algorithm For Reducing The
Size Of Fault Dictionaries” in Proc. IEEE VLSI Test Symp., pp. 45–51.
N. Hernandez and V. Champac, (2008) “Testing skew and logic faults in
SOC interconnects”, in Proc. IEEE Comput. Soc. Annu. Symp. VLSI, pp.
–156.
S. Ghosh and T. J. Chakraborty, “On Behavior Fault Modeling For
Digital Design”, J. Electron. Test., vol. 2, no. 2, pp. 135–151, Jun. 1991.
Victor Champac, Victor Avendaño, and Joan Figueras, “Built-In Sensor
for Signal Integrity Faults in Digital Interconnect Signals”, IEEE
Transactions on Very Large Scale Integration (VLSI) Systems, Vol.18,
No. 2, February 2010, PP.256-269
Irith Pomeranz, and Sudhakar M. Reddy, “Path Selection for Transition
Path Delay Faults”, IEEE Transactions On Very Large Scale Integration
(VLSI) Systems, Vol. 18, No. 3, March 2010, PP.401-409
Davide Appello, Paolo Bernardi, Michelangelo Grosso, Ernesto Sánchez,
and Matteo Sonza Reorda, “Effective Diagnostic Pattern Generation
Strategy for Transition-Delay Faults In Full-Scan SOC”, IEEE
Transactions On Very Large Scale Integration (VLSI) Systems, Vol. 17,
No. 11, November 2009, PP.1654-1659
Afshin Abdollahi, Farzan Fallah, and Massoud Pedram, “Leakage
Current Reduction in CMOS VLSI Circuits By Input Vector Control”,
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol.
, No.2, February 2004, PP.140-154
Xinhui zhang, Chienhenry chen and aravindkumar chakravarthy,
“Structure Design and Optimization of 2-D LFSR-Based Multisequence
Test Generator in Built-In Self-Test”, IEEE transactions on
Instrumentation and Measurement, vol.57, no.3, March 2008.
C.I.H. Chen and K. George, “Configurable Two-Dimensional Linear
Feedback Shifter Registers for Parallel and Serial Built-In Self-Test”,
IEEE transactions on Instrumentation and Measurement, vol. 53, no. 4,
pp. 1005– 1014, Aug. 2004.
Refbacks
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.