Implementation of Ray Tracing Algorithm using Reconfigurable Platform
Abstract
The method in computer graphics for computing three
dimensional images using virtual camera is called a rendering
method. There are two popular rendering methods, commonly
referred to as rasterization and ray tracing. The standard rendering method, known as rasterization, is a local illumination rendering
method. In contrast ray tracing is a global illumination rendering method. In standard method of computing 3-dimentional images, advanced effects such as reflections and shadows are done using tricks and are not computed with accuracy, thus diminishing the
scope for further progress in simulating real life images. This paper describe an alternative method called ray-tracing, to investigate if it can replace rasterization with capability of creating more realism. It further entails how fixed pipeline architecture can improve performance of ray-tracing algorithm. To demonstrate this idea, hardware has been designed with a fixed pipelined architecture. Ray generator entity generates rays, which passes through all the pixels in the screen. The individual ray is then tested to see whether it intersects the primitive or not and accordingly an image is formed.
Design description is done using VHDL with optimized area and speed as main objectives and implementation is done on Spartan II FPGA. Demonstration is done with sphere as predefined primitive. This could further be extended in future to include reflection,
shadows and simple shading operations.
Keywords
Full Text:
PDFReferences
Ingo Wald, Carsten Benthin, Markus Wagner, and Philipp Slusallek, ―
Interactive Rendering with Coherent Ray Tracing‖ Computer Graphics
Forum, Proceedings of Eurographics Vol 20(3), Pp 153–164, 2001
Timothy J. Purcell, Ian Buck, William R. Mark and Pat Hanrahan, ―Ray
Tracing on Programmable Graphics Hardware‖, ACM Transactions on
Graphics. Vol 21 (3), pp. 703- 712, 2002.
Haines, Eric, ―Ray tracing: Strengths and opportunities‖ IEEE
Symposium on Interactive Ray Tracing, CA, USA, pp11, September
P. Sundararajan, M.Y. Niamat, ―FPGA implementation of the ray
tracing algorithm used in the XPATCH software‖ Proceedings of the
th IEEE 2001 Midwest Symposium on Circuits and Systems, CA,
USA, vol.1, pp 446 – 449, August 2002
J.Fender, J. Rose, ―A high-speed ray tracing engine built on a fieldprogrammable
system‖ IEEE International Conference on Field-
Programmable Technology (FPT), Canada, pp 188 – 195, March 2004
Jörg Schmittler, Ingo Wald, Philipp Slusallek, ―SaarCOR —A Hardware
Architecture for Ray Tracing‖ Graphics Hardware (2002), pp. 1–11
David F. Rogers, ―Procedural Elements for Computer Graphics‖,
WCB/McGraw-Hill Publication, 1998, ISBN0070535485.
John L. Hennessy and David A. Patterson, ―Computer Architecture: A
Quantitative Approach‖, Morgan Kaufmann, USA, ISBN 978-0-12-
-8
NVIDIA Whitepaper, ―Next Generation CUDA Compute Architecture:
Fermi (http://www.nvdia.com/object/fermi_architecture.html)
Niklas Knutsson, ―An FPGA-based 3D Graphics System‖, Master‘s
thesis, Linkoping Institute of Technology, 2005
Fritz Mayer-Lindenberg, Valerij Beller, ―An FPGA-based floating-point
processor arraysupporting a high-precision dot product‖ IEEE FPT,
, pp 317-320
Kyungsu Kim, Hoosung-Lee, Seonghyun Cho, Seongmo Park,
―Implementation of 3D Graphics Accelerator using Full Pipeline
Scheme on FPGA‖, International SoC Design Conference 2008, pp
II.97-II.100
Junyi Ling, ―A graphics architecture for Ray tracing and photon
mapping‖ Master‘s thesis, Texas A&M University, 2004
Nathan A. Carr Jesse D. Hall John C. Hart, ―The Ray Engine‖, Graphics
Hardware (2002), pp. 1–10
Akshay Jain, Binny Bansal, ―Hardware Accelerator for Ray Tracing‖
BTP Report, IIT Delhi, 2005
Refbacks
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.