Open Access Open Access  Restricted Access Subscription or Fee Access

FPGA Implementation of a Novel Data Packet Switchable HDLC Protocol

Anagha Deshpande, Madan Mali

Abstract


Data Transmission over any Network is prone to the possibility of transmission errors and needs to regulate the arrival rate of data to the receiver. Synchronization and interfacing technique alone are not sufficient for error free data transmission. As such, it is necessary to impose a layer of control in each communicating device to provide function such as flow control, error detection and error control. This layer of control is known as data link control. This paper presents a novel approach to design High Level Data Link control protocol (HDLC), which is most commonly used layer 2 protocol. This paper focused on the VHDL modeling of single channel HDLC layer 2 protocol and its implementation using Xillinx Sparten 3 FPGA as target device. This paper also reflects the significances of FPGA over application specific integrated circuits (ASIC) for HDLC protocol design.

Keywords


FPGA, HDLC, OSI, Receiver, Transmitter

Full Text:

PDF

References


Anagha Deshpande , Madan Mali , “ VLSI Implementation of a High Level Data link control Transreciver” , at International Conference on Information & Communication technology ICICT-2010 on December 16-17,2010 at Thiagarajar School of Management, Maurai, pp171-173

W. Stallings, “Data and computer Communications”, Prentice Hall of India, 2000.

U. Black, “Computer Networks protocol, standards, and interfaces” Eastern Economy Edition , 2001.

Z. Navabi, “VHDL Anaiysis & Modeling of Digital systems”, McGraw Hill Inc., 1993.

J. F. Wakerly, “Digital Design principles & practices ”, Prentice Hall, New Jersey, 2000.

Xillinx Inc. “ The Programmable logic data book”, Xillinx Inc 2001.

S. H. Javadi and A. Peiravi “Design and Implementation of a High Bit Rate HDLC Transceiver Based on a Modified MT8952B Controller” Australian Journal of Basic and Applied Sciences, 3(4): 4125-4131, 2009 ISSN 1991-8178 2009, INSInet Publication.

R. Gavrus “Analysis of communication systems at data link layer” International Conference on Economic Engineering and Manufacturing Systems Brasov, pp25 - 26 October 2007

Morne, Mauritius “An FPGA-based Configurable Network Interface System” International Conference on Networking, International Conference on Systems and International Conference on Mobile Communications and Learning Technologies April 23-April 2006 (ICNICONSMCL'06)

Gao, Zhen-Bin, Jian-fei “ FPGA implementation of a multi-channel HDLC protocol transceiver” Communications, Circuits and Systems, 2005. Proceedings 2005 International Conference on Volume 2, Issue , 27-30 May 2005

S. M. Qasim and S. A. Abbasi, “FPGA Implementation of a Single-Channel HDLC Layer-2 Protocol Transmitter using VHDL”, ICM 2003 ,Dec.9-11,Cairo, Egypt.

Y. Lu, Z. wang, L. Qiao, B. Huang, “ Design and implementation of Multi- Channel high speed HDLC Data Processor” , Institute of RF & OE ICs, Southeast University, Nanjing 210096, china , IEEE 2002.

S.K. Ahn, Y.W. Yoon, Y.S. Son, S.Y. Ham, Y.M. Kim “An Application of Information Transmission by HDLC on MAGLEV”, Dept. of Electrical Engineering, Chungnam National University 220 Kungdong, Yuseong-Ku, Taejon, pp305-764, Korea

D. Brand and W. H. Joyner, “Verification of HDLC”, IEEE Transaction on Communication, Vol. Com-30, No. 5, May 1982.

G. T. Davis Baiju D. Mandalia , “Modified Byte Insertion/Deletion For HDLC In ISDN”, IBM Corporation Baca Raton, Florida.


Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.