Open Access Open Access  Restricted Access Subscription or Fee Access

Modified Booth Multiplier with N/2 Partial Products Algorithm

K. Hari Kishore, Dr. Fazal Noorbasha, Dr. Habibulla Khan, Asiya Begum, Y. Rajasekhar Reddy, K. Anil Kumar

Abstract


Any VLSI circuit is composed of the very basic unit that is the multiplier. As technology is increasing day by day many new designs are being evolved. As the design becomes bigger more will be the delay in it. If the delay in the basic unit that is multiplier can be decreased then the overall delay in the new designs can be effectively alleviated. There are many multipliers designed so far in the field of VLSI using different methods for its implementation. This paper presents implementation of a Modified Booth multiplier. So far many Modified Booth multipliers are implemented. In all the methods for generating the partial products „negi‟ the extra partial product bit is used due to which number of partial products generated will be N/2+1. If this „negi‟ bit in the partial products can be avoided and efficient way for generating 2‟s complement of negative partial product is used which generates conversion signals, and then the number of partial products will decrease to N/2. For addition of partial products the design uses the 4:2 compressors to reduce the complexity in the circuit involved.

Keywords


Modified Booth Multiplier, Partial Product, Conversion Signal, 4:2 Compressors.

Full Text:

PDF

References


Mangal S.K., Deshmukh R.B., Badghare R.M., Patrikar R.M., “FPGA Implementation of Low Power Parallel Multiplier”, 20th IEEE International Conference on VLSI Design, February 2007.

Li-Rong Wang, Shyh-Jye Jou and Chung-Len Lee , “A well-Structured modified Booth Multiplier Design”, 2008 IEEE.

Razaidi Hussin, Ali Yeon Md. Shakaff, Norina Idris, Zaliman Sauli, Rizalafande Che Ismail and Afzan Kamarudin, “ An Efficient Modified Booth Multiplier Architecture”, IEEE International Conference on Electronic Design, 2008.

Shiann-Rong Kuang, Jiun-Ping Wang, and Cang-Yuan Guo, “Modified Booth Multipliers with a Regular Partial Product Array”, IEEE Transactions on Circuits and Systems, 2009.

Jung-Yup Kang, and Jean-Luc Gaudiot, “A Simple High-Speed Multiplier Design”, IEEE Transactions on Computers, 2006.

Kiat-Seng Yeo & Kaushik Roy, “Low voltage low power VLSI subsystems”, Pages 119-145, TATA McGraw-Hill Publishers, 2005.

P.J. Ashenden, “The Student‟s Guide to VHDL”, Morgan Kaufmann Publishers, 2nd Edition, 2008.

Kyung-Ju Cho, Kwang-Chul Lee, Jin-Gyun Chung, and Keshab K. Parhi, “Design of Low-Error Fixed-Width Modified Booth Multiplier”, IEEE Transactions on Very Large Scale Integration Systems, May 2004.

A.R. Cooper, “Parallel architecture modified Booth multiplier”, IEE Proceedings, June 1988.

Razaidi Hussin, Ali Yeon Md. Shakaff, Norina Idris, Rizalafande Che Ismail and Afzan Kamarudin, “Improved Booth Encoding for Reduced Area Multiplier”, ICSE2006 Proc. 2006.

Jiun-Ping Wang, Shiann-Rong Kuang, and Shish-Chang Liang, “High-Accuracy Fixed-Width Modified Booth Multipliers for Lossy Applications”, IEEE Transactions on Very Large Scale Integration Systems, January 2011.

R.V.K. Pillai, D. Al-Khalili and A.J. Al-Khalili, “Energy Delay Analysis of Partial Product Reduction Methods for Parallel Multiplier Implementation”, ISLPED 1996.

Yajuan He and Chip-Hong Chang,, “A New Redundant Binary Booth Encoding for Fast 2n-Bit Multiplier Design”, IEEE Transactions on Circuits And Systems, June 2009.

C. Efstathiou, H.T. Vergos and D. Nikolos, “Modified Booth modulo 2n-1 Multipliers”, IEEE Transactions on Computers, March 2004.

S.Shah, A. J. Al-Khalidi, D.AI-Khalili,” Comparison of 32-bit Multipliers for Various Performance Measures”, The 12th International Conference on Microelectronics, 2000.


Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.