Power Efficient Adaptive FIR Filter Design for Low Power DSP Applications
Abstract
Keywords
Full Text:
PDFReferences
Seok-jae Lee,Student member ―A Recofigurable FIR Filter Architecture to Trade off Filter Performance for Dynamic Power Consumption‖,vol.19,Dec 2011.
J. Ludwig, H. Nawab, and A. P. Chandrakasan, ―Low power digitalfiltering using approximate processing,‖ IEEE J. Solid-State Circuits, vol. 31, no. 3, pp. 395–400, Mar. 1996 .
A. Sinha, A. Wang, and A. P. Chandrakasan, ―Energy scalable design,‖ IEEE Trans Very Large Scale Integr. Syst., vol. 10, no. 2, pp. 135–145, Apr. 2002.
K.-H. Chen and T.-D. Chiueh, ―A low-power digit-based reconfigurable FIR filter,‖. IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53 no. 8, pp. 617– 621 Dec.2006
O.Gustafsson, ―A difference based adder graph heuristic for multipleconstant multiplication problems,‖ in Proc. IEEE Int. Symp. CircuitsSyst., 2007, pp. 1097–1100.
R. I. Hartley, ―Subexpression sharing in filters using canonical signed digit multipliers,‖ IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 43, no. 10, pp. 677–688, Oct. 1996.
S. H. Nawab, A. V. Oppenheim, A. P. Chandrakasan, J. M. Winograd, and J. T. Ludwig, ―Approximate signal processing,‖ J. VLSI Signal Process., vol. 15, no. 1–2, pp. 177–200, Jan. 1997
Refbacks
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.