Open Access Open Access  Restricted Access Subscription or Fee Access

A Novel Design of Error-Tolerant Adder for Low-Power High-Speed DSP Applications

Sriram Komanduri, Bhagath Pyda, S. Saravana Kumar


In this paper a low power structure called Error Tolerant Adder is proposed. By adopting an emerging concept in VLSI design and test, error tolerance (ET), a novel error-tolerant adder (ETA) is proposed. The ETA is able to ease the strict restriction on accuracy, and at the same time achieve tremendous improvements in both the power consumption and speed performance and Area of chip. When compared to its conventional adder, the proposed ETA is able to attain more than 65% improvement in the Power-Delay Product (PDP). One important potential application of the proposed ETA is in digital signal processing systems that can tolerate certain amount of errors.


Adders, Digital Signal Processing (DSP), Error Tolerance, High-Speed Integrated Circuits, Low-Power Design, VLSI.

Full Text:



B. Melvin, “Let’s think analog,” in Proc. IEEE Comput. Soc. Annu. Symp. VLSI, 2005, pp. 2-5.

International Technology Roadmap for Semiconductors [Online]. Available: http:// public

A.B. Melvin and Z. Haiyang, “Error-tolerance and multi-media,” in Proc. 2006 Int. Conf. Intell. Inf. Hiding and Multimedia Signal Process, 2006, pp. 521-524.

M. A. Breuer, S. K. Gupta, and T. M. Mak, “Design and error-tolerance in the presence of massive numbers of defects,” IEEE Des. Test

Comput., vol. 24, no. 3, pp. 216-227, May-Jun. 2004.

M. A. Breuer, “Intelligible test techniques to support error-tolerance,” in Proc. Asian Test Symp., Nov. 2004, pp. 386-393.


  • There are currently no refbacks.

Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.