Email this article 
Open Access
Subscription or Fee Access
Integrated Hardware/Software Partitioning and Scheduling Strategy to Assist Decoupled Information Flow Tracking
Abstract
A new methodology in partitioning of
hardware/software that helps to complete the tasks in time without missing the deadlines is proposed. The scheme is endowed with a sensible and swift hardware elucidation to the quandary of irregularity between data and metadata in multiprocessor systems when information flow tracking functionality is decoupled from the main core. This resolution influences cache lucidity mechanisms to witness interleaving of memory operations from application threads and repeat
the same order on metadata processors to preserve uniformity thereby permit approved implementation of dynamic scrutiny on multithreaded programs. Maintains reliability even when a graphics code is moved from user mode to kernel mode. Thus, there is no degradation violation in the proposed scheme. Also, a multistage process approach is used in the present work to allocate and there is no
need to alter the applications that are run subsystems are created and allocated dynamically such that any user mode process are offered to run programs across different operating system.
Keywords
References
Buck, J., HA, S., and LEE,E.:”Ptolemy for simulating and prototypingheterogeneous system”, Int. J. Comp. Simul. 1994.
ERNST, R., HENKEL., j., BENNER, T., and TRAWNY, M.: “ TheCOSYMA environment for hardware/software cosynthesis”, J. Microproc. Microsyst., 1995.
J.HENKEL. “A Low power hardware/software partitioning approach for core-based embedded systems” Proceedings of the 36th ACM/IEEE Conference on Design Automation Conference, pp.122-127,199.
ISHIHARA, Y., YASUURA, H. “A Power reduction technique with object code merging for application specific embedded processors”.
Design Automation and Test in Europe, March 2000.
GOVINDARAJAN, S.C., RAMASWAMY,G., MEHENDADALE, M.“Area and power reduction of Embedded systems using instruction compression and re-configurable encoding”. International Conference on Computer Aided Design, 2001.
A. GORDON-ROSS, S. COTTERELL, F.VAHID. “Exploiting fixed programs in Embedded Systems”, A Loop Cache Example. IEEE Computer Architecture Letters, vol. I, January 2002.
G. STITT and F. VAHID, “Hardware/Software Partitioning of Software Binaries” IEEE/ACM International Conference on Computer Aided Design, November 2002.
G. STITT, R. LYSECKY, F.VAHID: “Dynamic Hardware/Software Partitioning” A First Approach, IEEE/ACM 40th Design Automation Conference, June 2003.
G.WANG, W. GONG, AND R. KASTNER,” A New Approach for task level computational resource bi-partitioning” in Proc.15th Int.Conf. Parallel and Distrib. Comput. And Syst., Nov. 200, vol. I, no.1, pp439-444.
Semiconductor Industry Association, National Technology Roadmap for Semiconductors, 2003.
G. STITT, R. LYSECKY, F.VAHID, G. McGREGOR and B.
EINLOTH.”Hardware/Software Partitioning of Software Binaries: A Case Study of H.264 Decode”, ACM, September-2005.
G. STITT, R. LYSECKY, F.VAHID:” A Decompilation Approach to Partitioning Software for microprocessor/FPGA Platforms. Design and Test Europe Conference, 2005.
MIPS Technologies, Inc., http://www.mips.com.
Proceler, http://www.proceler.com.
S.FIDANOVA, “Evolutionary Algorithm for multiple knapsack problem:, in Proc.PPSN-VII,2002,pp42-43.
G.WANG, W. GONG, AND R. KASTNER, “Application partitioning on programmable platforms using the ant colony optimization”, J.Embedded Comput., Vol. 2, no2, pp 119-136, 2006.
Hui Li; Wenju Liu; Honglei Han; “Graph Reduction Algorithm for Hardware/Software Partitioning” in Control, Automation and systems Engineering (CASE), 2011 International Conference.
Li Luo; Hongjun He; Chunke Liao; Qiang Dou; Weixia
Xe:”Hardware/Software Partitioning for heterogeneous multicore SOC using particle Swarm Optimization immune clone (PSO-IC) algorithm”Information and Automation (ICIA), 2010 IEEE International
Conference.
Refbacks
- There are currently no refbacks.