Open Access Open Access  Restricted Access Subscription or Fee Access

Diagnosis of Interconnects in FPGA

B. KaliVara Prasad, P. Satish Kumar, B. Stephen Charles, T. Madhu

Abstract


The re-configurability of Field Programmable Gate Arrays (FPGA) plays an important role in reducing on-chip testing hardware relative to Application Specific Integrated-Circuits (ASICs). In general, fault coverage is directly related to the number and scope of test configurations that are created. To operate effectively, the specific location of the fault should be clearly identified. The fault coverage issue has been further complicated in recent years by the introduction of FPGA devices with millions of programmable switch points. This paper aims at the fault detection and location of interconnects in an FPGA. The proposed testing scheme uses a test manager, which defines a part of the chip as pattern generator and the other half as response analyzer. The chip is reconfigured several times to cover all portions of interconnect. Testing is done in two phases, phase one involves several reconfigurations intended to detect various faults in the interconnect structure. Another phase involves extensively testing the complete interconnect structure for all possible faults namely configurable interconnection points stuck on and (or) stuck off, wire stuck-at-1, wire stuck-at-0, two adjacent wires short, and wires open etc.

Keywords


FPGA, Interconnects, CLBs, Fault Diagnosis, Failure.

Full Text:

PDF

References


G. Harris et al, “Testing and diagnosis of interconnect faults in cluster-based FPGA architectures”, IEEE Transactions on CAD of Integrated Circuits and Systems, v21, n11, p 1337-43 Nov. 2002.W.-K. Chen, Linear Networks and Systems (Book style). Belmont, CA: Wadsworth, 1993, pp. 123–135.

M. Berg, “Fault tolerance implementation within SRAM based FPGA designs based upon the increased level of Single event upset susceptibility”, Int. On-Line Testing Symposium, 2006.

F. Lima et al, “Designing fault tolerant systems into SRAM-based FPGAs”, Design Automation Conference, p. 650-655, 2003.

S. Durand et al, “FPGA with self-repair capabilities”, Int. Workshop on Field Programmable Gate Arrays, p.1-6, 1994.

C. Stroud et al, “Built-In Self-Test of Logic Blocks in FPGAs”, 14th VLSI Test Symposium, 1996.

J. Liu et al, “BIST-diagnosis of interconnect fault locations in FPGA's”, Canadian Conference on Electrical and Computer Engineering, p 207-10, 2003.

N. Campregher et al, "BIST based Interconnect Fault Location for FPGAs", FPL'04, LNCS 3203, p.322-332, 2004.

J. Smith et al, “An automated BIST architecture for testing and diagnosing FPGA interconnect faults”, Journal of Electronic Testing: Theory and Applications, v 22, n 3, p 239-53, 2006.

I. Harris et al, “Diagnosis of interconnect faults in cluster-based FPGA architectures”, Int. Conf. on Computer Aided Design, p472-5, 2000.

W. Feng, W. K. Huang, F. Lombardi, “Structural Testing of Programmable Interconnects”, Journal of Microelectronic Systems Integration, vol. 5, no. 3, pp. 129-144, Sept. 1997.

M. Renovell, J. M. Portal, J. Figueras, Y. Zorian, “Testing the Interconnect of RAM - Based FPGAs”, IEEE Design & Test, pp.

M Abramovici and P R Menon, “ A practical approach to Fault Simulation and Test Generation for Bridging Faults,” IEEE Transactions on Computers, Vol. C-34, No.&, PP. 658-663, July 1985.

S. Chakravarty, P. J. Thadikaran, “Which Set of Bridging Faults Should Test Compiler Target? ,” IEEE International Test Conference, 1996.

M. Cuviello, S. Dey, X. Bai, and Y. Zhao, “Fault modeling and simulation for crosstalk in system-on-chip interconnects,” in Proc. Int‟l Conf. CAD, pp. 297-303, 1999.

B.K.V. Prasad, T. Madhu, S. Ravi, “Fault analysis for Field programmable Gate array using phase path method”, IET-UK (ICTES2007), Dr.MGR University, Chennai, Tamilnadu Dec.20-22, 2007.pp.837-842.


Refbacks

  • There are currently no refbacks.