Open Access Open Access  Restricted Access Subscription or Fee Access

Static Algorithmic Transformation Based Low Power Wireless Sensor Networks

B. Imayavathi, V. Karthik, Dr. R. Ganesan

Abstract


Wireless Sensor Networks (WSN) has become a very significant enabling technology in civil, military, radio communication and medical applications for collecting and processing of complex environmental data. Wireless sensor networks have several important attributes that require special attention to device design. These include the need for inexpensive, long-lasting, highly reliable devices coupled with very low performance requirements. Radio communication has highest energy consumption in wireless sensor nodes. Sensor nodes are battery driven and have limited power. Hence, sensor nodes lifetime on the order of months to years. Hence, energy consumption is the important factor in determining sensor nodes lifetime. Power consumption is high during data processing and data transmission process. Inorder to reduce number of data sensed by nodes Data Aggregation is used. Data Aggregation converts multiple sensed data into single data. Here proposing, data aggregation process implemented using DVFS (Dynamic Voltage and Frequency Scaling) algorithm used at input side along with Static Algorithmic Transformation (SAT) uses folded tree architecture to reduce power by reducing number of processing elements and to improve performance of sensor nodes. Experimental results shows that using DVFS algorithm reduces power up to 13% compared to existing processing methods.

Keywords


Folded Tree, DVFS, Processing Elements, WSN.

Full Text:

PDF

References


M. Hempstead, D. Brooks, and G. Wei, “An accelerator-based wireless sensor network processor in 130 nm cmos,” J. Emerg. Select. Topics Circuits Syst., vol. 1, no. 2, pp. 193–202, 2011.

V. Raghunathan, C. Schurgers, S. Park, and M. B. Srivastava, “Energy- aware wireless microsensor networks,” IEEE Signal Process. Mag., vol. 19, no. 2, pp. 40–50, Mar. 2002.

B. A. Warneke and K. S. J. Pister, “An ultra-low energy micro- controller for smart dust wireless sensor networks,” in Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers. , pp. 316–317, Feb. 2004.

V. N. Ekanayake, C. Kelly, and R. Manohar “SNAP/LE: An ultra-low- power processor for sensor networks,” ACM SIGOPS Operat. Syst. Rev.- ASPLOS, vol. 38, no. 5, pp. 27–38, Dec. 2004.

Z. Watral, A. Michalshi, “Power sources for WSN” Instrumentation and Measurement magazine, IEEE – vol.16, pp – 37-43,Feb 2013.

C. Walravens, W. Dehaene, “Low power digital signal processor architecture for wireless sensor networks”, in IEEE transactions for VLSI systems, Vol. No-22,pp-313-321,Feb 2014.

T. Arslan, D.H. Horrocks and A.T. Erdogan, “Overview and design directions for low power circuits and architecture for digital signal processing”, Institution of Electrical Engineers,pp-611-615,1995.

B.V. Elsevier, “Information processing and data management in Wireless Sensor Networks”, Signal processing, pp-2859-2860,2007.

J. Sklansky, “Conditional sum additions logic”, Electronic computers, IRE transactions, Vol. EC-9,pp- 226-231, Aug-2009.

P. Richard Brent, H. T. Kung, “A regular layout for parallel adders”, IEEE transactions on computers, Vol. C-31, Issue 3, pp-260-264, Aug-2006.

T. Matsunaga and Y. Matsunaga, “Timing constrained area minimization algorithm for parallel prefix adders”, IEICE Transactions on Fundamental of Electronics , Communication and Computer Science, Vol. No- E90,Issue 12,pp-2770-2777,Dec-2007.

T. Matsunga, Y. Matsunga, and S. Kimura, “Synthesis of parallel prefix adders considering switch activities”, IEEE Conference on computer design, pp-404-409, Oct-2008.

P. Sanders and J. Träff, “Parallel prefix (scan) algorithms for MPI,” in Proc. Recent Adv. Parallel Virtual Mach. Message Pass. Interf., 2006, pp. 49–57.

V. N. Ekanayake, C. Kelly, and R. Manohar, “BitSNAP: Dynamic significance compression for a lowenergy sensor network asynchronous processor,” in Proc. IEEE 11th Int. Symp. Asynchronous Circuits Syst., Mar. 2005, pp. 144–154.

Marc S. Bright and Tughrul Arslan,” Synthesis of Low-Power DSP Systems Using a Genetic Algorithm” IEEE Transactions On Evolutionary Computation, Vol. 5, No. 1, Feb. 2001.

Nandini. S. Patil, Prof. P. R. Patil,” Data Aggregation in Wireless Sensor Network”, 2010 IEEE International Conference on Computational Intelligence and Computing Research.


Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.