Design of Low Power Layered Decoding Architecture for Low Density Parity Check Decoder
Abstract
Keywords
Full Text:
PDFReferences
R. G. Gallager, “Low-density parity-check codes,” IRE Trans. Inf. Theory, vol. IT-8, pp. 21–28, Jan. 1962.
D. J. C. MacKay, “Good error-correcting codes based on very sparse matrices,” IEEE Trans. Inf. Theory, vol. 45, no. 2, pp. 399–431, Mar.1999.
R. Tanner, “A recursive approach to low complexity codes,” IEEE Trans. Inf. Theory, vol. 27, no. 5, pp. 533–547, Sep. 1981.
M. M. Mansour and N. R. Shanbhag, “High-throughput LDPC decoders,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 11, no. 6, pp. 976– 996, Dec. 2003.
L. Chen, J. Xun, I. Djurdjevic, and S. Lin, “Near shannon limit quasicyclic low-density parity-check codes,” IEEE Trans. Commun., vol. 52, no. 7, pp. 1038–1042, Jul. 2004.
M. Rovini, F. Rossi, P. Ciao, N. L’Insalata, and L. Fanucci, “Layered decoding of non-layered LDPC codes,” in Proc. Euromicro Conf. Digital Syst.Design, Aug.-Sep. 2006, pp. 537–544.
Y. Sun, M. Karkooti, and J. R. Cavallaro, “VLSI decoder architecture for high throughput, variable block-Size and multi-rate LDPC codes,” in Proc. IEEE Int. Symp. Circuits Syst., May 2007, pp. 2104–2107.
G. Gentile, M. Rovini, and L. Fanucci, “Low-complexity architectures of a decoder for IEEE 802.16e LDPC codes,” in Proc. Euromicro Conf. Digital Syst. Design Architectures, Methods Tools, Aug. 2007, pp. 369–375.
Z.Wang and Z. Cui, “A memory efficient partially parallel decoder architecture for QC-LDPC codes,” in Proc. 39th Asilomar Conf. Signals, Systems, Comput., Oct. 2005, pp. 729–733.
A. Darabiha, A. C. Carusone, and F. R. Kschischang, “Power reduction techniques for LDPC decoders,” IEEE J. Solid-State Circuits, vol. 43, no. 8, pp. 1835–1845, Aug. 2008.
F. Zarkeshvari and A. Banihashemi, “On implementation of min-sum algorithm for decoding low-density parity-check (LDPC) codes,” in Proc. IEEE GLOBECOM, Nov. 2002, vol. 2, pp. 1349–1353.
Z. Cui, Z. Wang, and Y. Liu, “High-throughput layered LDPC decoding architecture,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 17, no. 4, pp. 582–587, Apr. 2009.
K. K. Gunnam, G. S. Cho, and M. B. Yeary, “A parallel VLSI architecture for layered decoding for array LDPC codes,” in Proc. Int. Conf. VLSI Des., Bangalore, India, Jan. 2007, pp. 738–743.
S. Kim, G. E. Sobelman, and H. Lee, “Flexible LDPC decoder architecture for high-throughput applications,” in Proc. IEEE Asia Pacific Conf. Circuits Syst. (APCCAS), Macao, China, Nov. 2008, pp. 45–48.
Jie Jin and Chi-ying, “An Energy Efficient Layered Decoding Architecture for LDPC Decoder” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 18, no. 8, Aug. 2010.
Refbacks
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.