Open Access Open Access  Restricted Access Subscription or Fee Access

Reversible Logic Based Testable Circuits

R. Pandimeena, S. Jeeva, V. Lakshmi, R. Amsaveni

Abstract


Testing is a process used to verify the correctness of the systems. In this project testing is carried out to detect the two stuck at fault namely stuck at 0 and stuck at 1. Here, the sequential circuits are designed based on conservative logic gates which automatically detect the two stuck at faults. Any sequential designs can be tested for classical unidirectional stuck at faults using only two test vectors such as all 1s and all 0s. Two vectors testable latches, master-slave flip-flops and dual edge triggered flip-flops are designed. The importance of this design lies in the fact that it provides the design of reversible sequential circuits completely testable for any stuck at fault by only two test vectors. Thereby eliminating the need of any type of scan-path access to internal memory cells. The sequential circuits are simulated using Xilinx 13.2 version. This method provides 100% fault coverage for single missing/additional cell defect in the quantum dot cellular automata (QCA) design of Fredkin gate. The layout of the Fredkin gate was simulated by using QCA designer.

Keywords


Cellular Automata, Conservative Logic, Fredkin Gate, Quantum-Dot, Reversible Logic.

Full Text:

PDF

References


Himanshu Thapliyal,Saurabh Kotiyal and Nagarajan Ranganathan,”Design of Testable Reversible Sequential Circuits ,“,” IEEE Trans. Very Large Scale Integration (Vlsi) Systems, Vol. 21, No. 7, July 2013.

J. Ren and V. K. Semenov, “Progress with physically and logically reversible superconducting digital circuits,” IEEE Trans. Appl. Superconduct.,vol. 21, no. 3, pp. 780–786, Jun. 2011S.

F. Murphy, M. Ottavi, M. Frank, and E. DeBenedictis, “On the design of reversible QDCA systems,” Sandia National Laboratories, Albuquerque, NM, Tech. Rep. SAND2006-5990, 2006.

H. Thapliyal and N. Ranganathan, “Reversible logic-based concurrently testable latches for molecular QCA,” IEEE Trans. Nanotechnol., vol. 9, no. 1, pp. 62–69, Jan. 2010.

P. Tougaw and C. Lent, “Logical devices implemented using quantum cellular automata,” J. Appl. Phys., vol. 75, no. 3, pp. 1818–1825, Nov. 1994.

P. Tougaw and C. Lent, “Dynamic behavior of quantum cellular automata,” J. Appl. Phys., vol. 80, no. 8, pp. 4722–4736, Oct. 1996.

M. B. Tahoori, J. Huang, M. Momenzadeh, and F. Lombardi, “Testing of quantum cellular automata,” IEEE Trans. Nanotechnol., vol. 3, no. 4, pp. 432–442, Dec. 2004.

G. Swaminathan, J. Aylor, and B. Johnson, “Concurrent testing of VLSI circuits using conservative logic,” in Proc. Int. Conf. Comput. Design, Cambridge, MA, Sep. 1990, pp. 60–65.

E. Fredkin and T. Toffoli, “Conservative logic,” Int. J. Theor. Phys., vol. 21, nos. 3–4, pp. 219–253, 1982.

P. Kartschoke, “Implementation issues in conservative logic networks,” M.S. thesis, Dept. Electr. Eng., Univ. Virginia, Charlottesville, 1992.

G. Swaminathan, “Concurrent error detection techniques using parity,” M.S. thesis, Dept. Electr. Eng., Univ. Virginia, Charlottesville, 1989.

H. Thapliyal, M. B. Srinivas, and M. Zwolinski, “A beginning in the reversible logic synthesis of sequential circuits,” in Proc. Int. Conf. Military Aerosp. Program. Logic Devices, Washington, DC, Sep. 2005, pp. 1–5.

S. Mahammad and K. Veezhinathan, “Constructing online testable circuits using reversible logic,” IEEE Trans. Instrum. Meas., vol. 59, no. 1, pp. 101–109, Jan. 2010.

H. Thapliyal and N. Ranganathan, “Design of reversible sequential circuits optimizing quantum cost, delay and garbage outputs,” ACM J. Emerg. Technol. Comput. Syst., vol. 6, no. 4, pp. 14:1–14:35, Dec. 2010.

M. Hasan, A. Islam, and A. Chowdhury, “Design and analysis of online testability of reversible sequential circuits,” in Proc. Int. Conf. Comput. Inf. Technol., Dec. 2009, pp. 180–185.

M. Pedram, Q. Wu, and X. Wu, “A new design for double edge triggered flip-flops,” in Proc. Asia South Pacific Design Autom. Conf., 1998, pp. 417–421.

X. Ma, J. Huang, C. Metra, and F. Lombardi, “Reversible gates and testability of one dimensional arrays of molecular QCA,” J. Electr. Test., vol. 24, nos. 1–3, pp. 1244–1245, Jan. 2008.

M. Momenzadeh, M. Ottavi, and F. Lombardi, “Modeling QCA defects at molecular level in combinational circuits,” in Proc. DFT VLSI Syst., Monterey, CA, Oct. 2005, pp. 208–216.

M. Ottavi, L. Schiano, and F. Lombardi, “HDLQ: A HDL environment for QCA design,” ACM J. Emerg. Technol., vol. 2, no. 4, pp. 243–261, Oct. 2006.Fijany and B. Toomarian, “New design for quantum dots cellular automata to obtain fault tolerant logic gates,” J. Nanoparticle Res., vol. 3, no. 1, pp. 27–37, 2001.

M. Dalui, B. Sen, and B. K. Sikdar, “Fault tolerant QCA logic design with coupled majority-minority gate,” Int. J. Comput. Appl., vol. 1, no. 29, pp. 81–87, Feb. 2010.

H. Thapliyal, “Design, synthesis and test of reversible logic circuits for emerging nanotechnologies,” Ph.D. dissertation, Dept. Comput. Sci. Eng., Univ. South Florida, Tampa, Dec. 2011.

R. Zhang, K. Walus, W. Wang, and G. A. Jullien, “A method of majority logic reduction for quantum cellular automata,” IEEE Trans. Nanotechnol., vol. 3, no. 4, pp. 443–450, Dec. 2004.

K. Kong, Y. Shang, and R. Lu, “An optimized majority logic synthesis methodology for quantum-dot cellular automata,” IEEE Trans. Nanotechnol., vol. 9, no. 2, pp. 170–183, Mar. 2010.


Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.