Reconfigurable Architecture for High Performance Turbo Decoder
Abstract
Keywords
Full Text:
PDFReferences
C Berrou, A Clavieux and Thitimajshia. “Near Shannon limit error correcting coding and decoding: Turbo codes,” Proc. ICC, 1993, pp.1064-1070.
Faxun Jin, Jian Tang,Zhong feng Wang, and Li Guo ‘A High Speed Radix-8 Log-MAP Recursion VLSI Architecture’ 11th IEEE international conference on Communication Technology proceedings, 2008, pp.347-350.
Cheng Zhang and Xuejing Wang “A 400Mb/s Radix-4 MAP Decoder with Fast Recursion Architecture,” IEEE ICACT, vol.2, No.10, 2008, pp.1339-1342.
Yuping Zhang and Keshab K Parhi. “High-throughput radix-4 log map TURBO Decoder Architecture,” IEEE ACSSC, 2006, pp.1711-1715.
M. Nabipoor, S. A. Khodaian, N. Sedaghati-Mokhtari, S. M. Fakhraie and S. H. Jamali ,”A High-Speed Low-Complexity VLSI SISO Architecture”, APCCAS 2006,pp.1512 –1515.
Mart´ın I.del Barco, Gabriel N. Maggio, Dami´an A. Morero, Javier Fern´andez, Facundo Ramos, Hugo S. Carrer, and Mario R. Hueda’ FPGA Implementation of High-Speed Parallel Maximum Posteriori (MAP) Decoders ‘Proceedings of the Argentine School of Micro-Nanoelectronics, Technology and Applications 2009, pp.98 – 102.
Thomas, M. A. Bickerstaff, L. M. Davis, T. Prokop, Be. Widdup, G. Zhou, D.Barret, and C. Nicol, “Integrated Circuits for Channel Coding in 3G Cellular Mobile Wireless Systems”, IEEE Commun. Magazine, August 2003, pp.150-159.
Bahl, L., Cocke,J., Jelinek.F and Raviv.J. “Optimal decoding of linear codes for minimizing symbol error rate” IEEE Transactions on Information Theory, Mar 1974, Volume: 20, Issue: 2, pp. 284 -287.
Wu.P.H. and Pisuk, “Implementation of a low complexity, low power, and integer-based turbo decoder” Global Telecommunications Conference, 2001, GLOBECOM‘0 1, Volume: 2, pp. 946 -951.
C. Berrou and A.Glavieux, “Near optimum error correction coding and decoding: Turbo-codes,” IEEE Transactions on Communications, Oct.1996, vol. 44, pp. 1261–1271.
G. Montorsi, and S. Benedetto, “Design of Fixed-Point Iterative Decoders for Concatenated Codes with Interleavers”, IEEE J. on selected Areas in Commun. May 2001, Vol.19, No.5, pp.871-882.
Z.Wang, H. Suzuki, and K. K. Pahri, “ VLSI implementation issues of turbo decoder design for wireless applications”, Proc. IEEE Int. Workshop Signal Processing System, 1999, pp. 503-512.
Worn .A .Hwher and P. Wehn. N. “Turbo - decoding with out SNR estimation” IEEE, Volume: 4. Issue: 6, June 2000, Pages: 193 – 195.
Gianluca Gilardi and Catello Antonio De Rosa “Designing of Convolutional Interleavers with Virtex Devices, XAPP222 (v1.0) September 27, 2000 Pp.1-6.
Refbacks
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.