Performance Analysis of Domino Logic Circuits for High-Performance and Low Leakage
The Domino logic has distinct advantage over static and dynamic CMOS logic. It provides higher speed and easier testability with an inverter which can be used to overcome the inversion problem in the conventional logic design. Domino logic design improves logic flexibilities while keeping the speed and testability as intact. As noise dominates at sub-threshold level, CMOS logic design is prone at sub-threshold level. Domino logic overcomes extensive leakage issue which reduces gate level sub-threshold leakage current and improves noise immunity. In this paper, different domino logic design topologies for low leakage current at sub-threshold level are compared by increasing the noise immunity and speed. The design improves robustness and by adding “Keeper” FET, fan-in speed can be improved. Pre-charge followed by evaluation will improve the switching threshold of the Domino Logic.
Moradi, F.; Peiravi, A.; Mahmoodi, H., "A new leakage-tolerant design for high fan-in domino circuits," in Microelectronics, 2004. ICM 2004 Proceedings. The 16th International Conference on, vol., no., pp.493-496, 6-8 Dec. 2004.
Allam, M.W.; Anis, M.H.; Elmasry, M.I., "High-speed dynamic logic styles for scaled-down CMOS and MTCMOS technologies," in Low Power Electronics and Design, 2000. ISLPED '00. Proceedings of the 2000 International Symposium on, vol., no., pp.155-160, 2000.
Alvandpour, A.; Krishnamurthy, R.K.; Soumyanath, K.; Borkar, S.Y., "A sub-130-nm conditional keeper technique," in Solid-State Circuits, IEEE Journal of , vol.37, no.5, pp.633-638, May 2002.
Y. Leblebici, M. Ingenieur, and S. M. Kang, CMOS Digital Integrated Circuits: Analysis and Design. 2003.
R. Jacob Baker, CMOS Circuit Design, Layout, and Simulation, Third Edition. 2010.
B. Razavi, DESIGN OF ANALOG CMOS INTEGRATED CIRCUITS. McGraw Hill Education (India) Private Limited (12 October 2002).
J. A. Abraham, “Dynamic CMOS Logic of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 2015 Dynamic gates use a clocked pMOS pullup,” 2015.
P. D. Franzon, “Dynamic Combinational Circuits,” Notes, pp. 1–17, 2006.
A. Dadoria, K. Khare, T. K. Gupta, and R. P. Singh, “A Novel High-Performance Leakage-Tolerant, Wide Fan-In Domino Logic Circuit in Deep-Submicron Technology,” no. April, pp. 103–111, 2015.
C. Engineering, “IMPROVED TECHNIQUES FOR HIGH PERFORMANCE NOISE-TOLERANT DOMINO CMOS LOGIC CIRCUITS Master of Technology VLSI Design and Embedded Systems SRINIVASA V S SARMA D Roll No : 208EC214,” 2010.
A. K. Pandey, R. A. Mishra, and R. K. Nagaria, “New Noise Tolerant Domino Logic Circuits,” vol. 27, no. 2, pp. 257–268, 2013.
R. Hossain, “An introduction to domino logic,” 1963.
Thakur, R.; Dadoria, A.K.; Gupta, T.K., "Comparative analysis of various Domino logic circuits for better performance," in Advances in Electronics, Computers and Communications (ICAECC), 2014 International Conference on , vol., no., pp.1-6, 10-11 Oct. 2014.
Thorp, T.; Gin Yee; Sechen, C., "Domino logic synthesis using complex static gates," in Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on , vol., no., pp.242-247, 8-12 Nov. 1998.
Kumar, S.; Singhal, S.; Pandey, A.K.; Nagaria, R.K., "Design and simulation of low power dynamic logic circuit using footed diode domino logic," in Engineering and Systems (SCES), 2013 Students Conference on , vol., no., pp.1-4, 12-14 April 2013.
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.