Open Access Open Access  Restricted Access Subscription or Fee Access

128 Bit High Speed Manchester Carry Chain Adder Implemented using 22nm Strained Silicon Technology with a Supply Voltage of 0.8V

J. Ajayan, S. Shriram, D. Nirmal, K. Vivek

Abstract


In this paper, a 128 bit high speed Manchester carry chain (MCC) adder is implemented using 22nm strained silicon technology with a supply voltage of 0.8V. The non – idealities such as variability and leakage current, may significantly degrade the performance of digital circuits as the technology approaches to nanometer regime. In this paper, the effect of temperature on the performance of the Manchester carry chain adder circuit is analyzed in detail and its performance is compared with the same circuit implemented using 90nm CMOS technology. The even and odd carries of the MCC adder are computed separately using two different carry chains. This will improves the operating speed of the adder. 8-Bit MCC adder modules are used for constructing 128 bit MCC adder.


Keywords


Carry Look-Ahead Adders, Domino Logic, High Performance, Leakage Currents, Manchester Carry Chain,

Full Text:

PDF

References


K. Yelamarthi and C.-I. H. Chen, “Process variation - aware timing optimization for dynamic and mixed – static – dynamic CMOS logic,” IEEETrans. Semicond. Manuf., vol. 22, no. 1, pp. 31–39, Feb. 2009.

J. P. Uyemura, CMOS Circuit Design. Boston, MA, USA: Kluwer, 2001.

N. Weste and D. Harrris, CMOS VLSI DESIGN, A Circuit and System Perspective. Reading, MA, USA: Addison –Wesley, 2004.

V. Sundararajan, S. S. Sapatnekar, and K. K. Parhi, “Fast and exact transistor sizing based on iterative relaxation,” I EEE Trans. Comput.- Aided Des., vol. 21, no. 5, pp. 568–581, May 2002.

P. K. Chan and M. D. F. Schlag, “Analysis and design of CMOS Manchester adders with variable carry skip”. IEEE Tran. Comput., vol.39,no.8, pp.983-992,Aug.1990.

Z. Wang, G. Jullien, W. Miller, J. Wang, and S. Bizzan, “Fast adders Using enhanced multiple-output domino logic,” IEEE J. Solid State Circuits, vol.32, no.2 , pp.206-214, Feb.1997.

S. Perry, P. Corsonello, F. Pezzimenti, and V. Kantabutra, “Fast and Energy efficient Manchester carry – bypass adders,” Proc. Inst. Elect. Eng. – Circuits Devices Syst., vol. 151, no. 6, pp.497-502, Dec.2004

M. Osorio, C. Sampaio, A. Reis, and R. Ribas, “ Enhanced 32-bit carry look ahead adder using multiple output enable – disable CMOS differential logic, “ in Proc. 17th Symp. Integr. Circuits Syst. Design, 2004, pp. 181- 185.

A. A. Amin, “Area – efficient high speed carry chain ,”Electron. Lett., Vol. 43, no. 23, pp. 1258-1260, Nov.2007

G. A. Ruiz, “ New static multi- output carry look ahead CMOS adders,” Proc. Inst. Elect. Eng. – Circuits Devices Syst., vol. 144, no. 6, pp.350- 354, Dec.1997

G. A. Ruiz and M. Granda, “An area – efficient static CMOS carry –select adder based on a copact carry look – ahead unit,” Microelectron. J., vol. 35, no. 12, pp. 939-944, Dec. 2004

Costas Efstathiou,Zaher Owda,and Yiorgos Tsiatouhas,“New high speed Multi output carry look ahead adders”. IEEE trans. On Circuits and Syst. Vol.60, no. 10, oct.2013.

Predictive Technology Model (PTM). 22 nm High Performance Technology of PTM Model. [Online]. Available:http://www.eas.asu.edu


Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.