Open Access Open Access  Restricted Access Subscription or Fee Access

Selective Harmonic Elimination Technique in Multilevel Inverter Fed Induction Motor

S. Sugankumar, C. Yuvaraj, S. Saravanan

Abstract


The selective harmonic elimination technique method has been studied using multilevel inverter in electrical drives. The selective harmonic elimination PWM method has an advantage over other harmonic PWM methods. The other methods are SHMPWM, SVMPWM where they concentrate on reducing the harmonics rather than eliminating. In the conventional method, the diode clamped three level inverter is used where in proposed method cascaded H bridge multilevel inverter is used. There are many advantages of using cascaded H bridge inverter than diode clamped multi level inverter. They are number of switches used and the levels of output produced. The simulation of the cascaded multilevel H bridge inverter has been done and the output is verified. The obtained output signal will be compared with the reference signal and then the PWM output will be obtained. In this paper three level cascaded multilevel inverter is used and the output of the inverter is given to the drives. Since the output of the inverter has harmonics which is the main cause for various loads. Such harmonics are eliminated by varying the conduction angle and the output has been verified.

Keywords


Voltage Source Inverters (VSIs), Adjustable Speed Drives (ASDs) and Uninterruptible Power Supplies (UPS).

Full Text:

PDF

References


J. Rodriguez, Jih-Sheng Lai and Fang Zheng Peng; ―Multilevel inverters: a survey of topologies, controls, and applications‖, on IEEE Transactions on Industrial Electronics, Volume 49, Issue 4, Aug. 2002, pp. 724 – 738.

J. M.Carrasco, L. G. Franquelo, J. T. Bialasiewicz, E. Galvan, R. Portillo, M. M. Prats, J. I. Leon and N. Moreno-Alfonso, ―Power-Electronic Systems for the Grid Integration of Renewable Energy Sources: A Survey‖, on IEEE Transactions on Industrial Electronics, Volume 53, Issue 4, June 2006 Page(s):1002 – 1016.

M. Prodanovic and T. C. Green, ―Control and filter design of threephase inverters for high power quality grid connection‖, IEEE Transactions on Power Electronics, Volume 18, Issue 1, Part 2, Jan. 2003, pp. 373 – 380..

R. Teichmann, M. Malinowski, S. Bernet, "Evaluation of three-level rectifiers for low-voltage utility applications," Trans. on Industrial Electronics, vol. 52, no. 2, pp. 471- 481, Apr 2005.

M. Marchesoni, P. Segarich and E. Soressi, "A new control strategy for neutral-point-clamped active rectifiers", Trans. on Industrial Electronics, vol. 52, no. 2, pp. 462- 470, Apr 2005.

A. Dell'Aquila, M. Liserre, V.G. Monopoli and P. Rotondo, "An energy-based control for an n-H-bridges multilevel active rectifier," Trans. on Industrial Electronics, vol. 52, no. 3, pp. 670- 678, Jun 2005.

J.E. Espinoza, J.R. Espinoza, L.A. Moran, "A systematic controller design approach for neutral-point-clamped three-level inverters," Trans. on Industrial Electronics, vol. 52, no. 6, pp. 1589- 1599, Dec 2005.

L. Garcia Franquelo, J. Nápoles, R. C. Portillo Guisado, J. Ignacio León and Miguel A. Aguirre, ―A Flexible Selective Harmonic Mitigation Technique to Meet Grid Codes in Three-Level PWM Converters,‖ Trans. Industrial Electronics, Volume 54, Issue 6 Dec. 2007 p.p. 3022- 3029.

H. S. Patel and R. G. Hoft, ―Generalized techniques of harmonic elimination and voltage control in thyristor inverters—Part 1: Harmonic elimination,‖ IEEE Transactions on Industry Applications, vol. IA-9, May/June 1973, pp. 310–317.

J. N. Chiasson, L. M. Tolbert, Keith J. McKenzie and Zhong Du, ―A Complete Solution to the Harmonic Elimination Problem‖, IEEE Trans. On Power Electronics, Volume 19, Issue 2, March 2004 p.p. 491-499.

Zhong Du, L. M. Tolbert, J. N. Chiasson and B. Ozpineci, ―Reduced Switching-Frequency Active Harmonic Elimination for Multilevel Converters‖, IEEE Trans. On Industrial Electronics, Volume 55, Issue 4, April 2008 p.p. 1761-1770.

CENELEC EN 50160, ―Voltage characteristics of electricity supplied by public distribution systems‖, 2001.

CIGRE WG 36-05: "Harmonics, characteristic parameters, methods of study, estimates of existing values in the network", Electra No.77, 1981, S.35-54.

M. Huang, F. Romeo, and A. Sangiovanni-Vincentelli, "An efficient general cooling schedule for simulated annealing", in IEEE International Conference on Computer-Aided Design,1986, pp. 381-384.

K.L. Shi, Hui Li, "Optimized PWM strategy based on genetic algorithms," Trans. on Industrial Electronics, vol. 52, no. 5, pp. 1458-1461, Oct 2005.

S. Kirkpatrick, C. D. Gelatt Jr. and M. P. Vecchi, ―Optimization by Simulated Annealing‖, Science, Vol. 220, Nº 4598, 1983, pp. 671-68


Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.