Open Access Open Access  Restricted Access Subscription or Fee Access

Comparative Analysis of Low-Power High Speed Adder Cells

Sushree Sila Panigrahy, Dr. Neelam Rup Prakash

Abstract


In this paper, techniques to build 1- bit full adders using less number of transistors are proposed. New design methodologies for the implementation of XOR and XNOR gates,which are the key components for full adder designs are presented here. This paper discusses two design methodologies for XOR and XNOR gates i.e. 3- T XOR and XNOR gates and Gate- Diffusion-Input (GDI) based XOR and XNOR gates. Two types of full adders are designed, 8- T full adders using 3- T XOR and XNOR gates and 10- T GDI based full adders. The adders are designed using low power technology. Almost all the new proposed adders consume less power as compared to the previously existing full adders due to lesser transistor count and their special structure. They also give improved performance in terms of delay and Power- Delay- Product (PDP), the deciding factors for efficiency measurement of the circuits


Keywords


3- T XOR, 3- T XNOR, GDI, Full Adders, Delay, Low- Power, High- Speed

Full Text:

PDF

References


Y. Leblebici, S.M. Kang, “CMOS Digital Integrated Circuits”, 2nd edition, Mc Graw Hill, Singapore, 1999.

A. Morgenshtein, A. Fish, I. A. Wagner, “Gate-Diffusion Input (GDI) –A power-efficient method for digital combinatorial circuits, IEEE Transactions on VLSI systems, vol.10, no. 5, October, 2002.

Sreehari Veeramachaneni and Hyderabad, “New improved 1-bit adder cells”, CCECE/CCGEI, Niagara Falls. Canada, May 5-7 2008, pp. 735-738.

A. Morgenshtein, I. Shwartz, A. Fish, “Gate-diffusion input (GDI) Logic in Standard CMOS Nanoscale Process”, Proc. IEEE 26-th Convention of Electrical and Electronics Engineers in Israel, pp. 776-780, Arizona,2010.

D. Wang, M. Yang, W. Cheng, X. Guan, Z. Zhu and Y. Yang, "Novel Low Power Full Adder Cells in 180nm CMOS Technology", Proc. IEEE ICIEA 2009, pp. 430-433, May 2009.

H. T. Bui, A. K. Al-Sheraidah, and Y. Wang, “Design and analysis of 10- transistor full adders using novel XOR-XNOR gates,” Proc. Of Int.Conf. on Signal Processing, Beijing, China, Aug. 2000.

R. Shalem, E. John, and L. K. John, “A novel low power energy recovery full adder cell”, in Proc. IEEE Great Lakes VLSI Symp.,pp.380-383, Feb. 1999.

John P. Uyemura, “Introduction to VLSI Circuits and Systems,” Wiley,John & Sons, Inc., 2002.

A. Saberkari, “A Novel Low-Power Low-Voltage CMOS 1-Bit Full Adder Cell with the GDI Technique,” JME - INTERTECH Conference-2006.

A.M. Shams, T.K. Darwish, M.A. Bayoumi, Performance analysis of low-power 1-bit CMOS full adder cells, IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 10 (1) (February 2002) 20–29.

S. Panigrahy, Dr. N. R. Prakash, “ An Efficient Implementation of Low-Power Logic Functions using Novel GDI Cells”, CiiT International Journal of Programmable Device Circuits and Systems, Vol. , pp. , May2011.

Y. Jiang, A. Al-Sheraidah, Y. Wang, E. Sha, J. Chung, “A novel multiplexer- based low-power full adder”, IEEE Trans. Circuits Syst. II:Express Briefs 51 (7) (July 2004).

N. Weste, K. Eshraghian, “Principles of CMOS VLSI Design. A System Perspective”, Addison-Wesley, Reading, MA, 1995.

D. Radhakrishnan, “Low-voltage low-power CMOS full adder,” IEE Proc. Circuits Devices Syst., vol. 148, no. 1, pp. 19–24, Feb. 2001.

C.-H. Chang, J. Gu, and M. Zhang, “A review of 0.18-_m full adder performances for tree structured arithmetic circuits,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 13, no. 6, pp. 686–695, Jun. 2005.


Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.