Open Access Open Access  Restricted Access Subscription or Fee Access

A Multi-Threshold CMOS Technique in Built-In High Speed Sensors for Digital Interconnect Signals

C. Ganesh Kumar

Abstract


Signal Integrity (SI) testing is the main issues in high speed ICs. Nowadays to test signal integrity in high speed ICs we need external probing and waveform monitoring at the gigahertz range which is not possible as the result we go for in-built monitors. This paper presents on chip testing for signal integrity. There are two monitors one is high level monitor which determines undershoots and the next is low level monitor which determines signal overshoots. These two monitors which traces the digital interconnect signals and determines the occurrences of undershoots and overshoots in the circuits. The working of these two monitors are been tested in an application oriented by connecting them with a D-Flip Flop. In further as the result of addition of these two monitors in a circuit the power consumption will be more so in order to reduce the power Multi-Threshold Complementary Metal Oxide Semiconductor (MTCMOS) circuit is been used here. The simulated results are been obtained which is been found to satisfy all theoretical concepts.

Keywords


Signal Integrity (SI), Overshoot, Undershoot, Multi-Threshold CMOS, High Speed ICs, Digital Interconnect Signals

Full Text:

PDF

References


Victor Champac, Victor Avendano,and Joan Figueras, “Built-In Sensor for Signal Integrity Faults in Digital Interconnect Signals” IEEE transactions on very large scale integration(VLSI) systems,VOL.18,NO,2,Feb 2010.

B. Davari, R. H. Dennard, and G. G. Shahidi, “CMOS scaling, the next ten years,” Proc. IEEE, vol. 83, p. 595, 1995.

H. S. P. Wong, D. J. Frank, P. M. Solomon, C. H. J. Wann, and J. J. Welser, “Nanoscale cmos,” Proc. IEEE, vol. 87, no. 4, pp. 537–570, Apr. 1999.

M. Becer, R. Vaidyanathan, C. Oh, and R. Panda, “Crosstalk noise control in soc physical design flow,” IEEE Trans , vol.23, no. 4, pp. 488–497, 2004.

A. Deutsch and B. Krauter, “On-chip wiring design challenges for gigahertz operation,” Proc. IEEE, vol. 89, pp. 529–555, 2001.

V. Petrescu, M. Pelgrom, H. Veendrick, P. Pavithran, and J. Wieling, “A signal-integrity self-test concept for debugging nanometer cmos ics,” in Proc. IEEE Int. Solid-State Circuits Conf., 2006, pp. 2220–2229.

L.Green, “Understanding the importance of signal integrity,” Circuits Devices Mag., vol. 10, no. 1, pp. 7–10, Nov. 1999.

M. Nourani and A. Attarha, “Detecting signal-overshoots for reliability in high-speed system-on chips,” IEEE Trans. Reliab., vol. 51, no. 4, pp. 494–504, 2002.

M. Nourani and A. Attarha, “Built-in-self-test for signal integrity,” in Proc. IEEE Des. Automation Conf., 2001, pp. 792–797.

M. Tehranipour, N. Ahmed, and M. Nourani, “Testing soc interconnects for signal integrity using boundary scan,” in Proc. IEEE VLSI Test Symp., 2003, pp. 158–163.

B. L. Austin, K. A. Bowman, X. Tang, and J. D. Meindl, “A low power transregional MOSFET model for complete power-delay analysis of CMOS gigascale integration (GSI),” in Proc.11th Annu. IEEE Int SIC Conf., 1998, pp. 125–129.

Ben Calhoun, Frank Honore, and Anantha Chandrakasan,“Design Methodology for Fine-Grained Leakage Control in MTCMOS” ISLPED, 2003.

V. Avendano, V. Champac, and J. Figueras, “Signal integrity verification using high speed monitors,” in Proc. IEEE Eur. Test Symp., 2004, pp. 114–119.

B. P. Wong, A. Mittal, Y. Cao, and G. Starr, Nano-CMOS Circuit and Physical Design. New York: Wiley/Interscience, 2004.

L. Zhong and N. K. Jha, “Interconnect-aware low-power high-level synthesis,” Trans. Comput-Aided Des 1C Syst., vol. 24, no. 3, pp. 336–351, Mar. 2005.

A. Attarha and M. Nourani, “Testing interconnects for noise and skew in gigahertz SOCs,” in Proc. Int. Test Conf., 2001, pp. 305–314.

Qiang Zhou, Xin Zhao, Yici Cai, Xianlong Hong Tadayoshi Enomoto and Yuki Higuchi Chuo, “An MTCMOS technology for low-power physical design”,2008,pp.1-6.


Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.