Email this article 
Open Access
Subscription or Fee Access
A Closed Form Expression for Low Power Voltage Using Power Gating CCMOS (Clocked CMOS) D Flip Flop
Abstract
In Advanced computing system high speed, power is important parameter to be considered in designing a system. In this paper, we proposed the CCMOS (Clocked CMOS) with fixed frequency and throughput.
The average power consumption using power gating CCMOS is low compared to conventional CMOS logic. The dissipation of power in CCMOS logic can be minimized. The energy consumption by CCMOS logic for various types of D-flip flops and their static and average powers are computed. We compares various types of flip flops in terms of power. From the simulation results, the total power of CMOS and CCMOS are calculated and compared. The circuits have been simulated. It has high speed. It has minimum power consumption compared with all other realizations.
References
H. Fuketa et al., “A closed-form expression for estimating minimum operating voltage (VDDmin) of CMOS logic gates,” in Proc. DAC, 2011, pp. 984–989.
Saurabh tripathi, nupurjain, and biswajitmishra, “ultra low power 128-byte memory design based on d-latch in 0.18 µm process”, IEEE 2015.
Raja Mohd. Noor Hafizi Raja Daud, Mamun Bin IbneReaz, and LabonnahFarzanaRahman, “Design and Analysis of Low Power and High Speed Dynamic Latch Comparator in 0.18 µm CMOS Process”, Vol. 2, No. 6, November 2012.
B. Govinda, K. Varaprasad,”Design and Implementation of Pulsed Latch Based Shift Register Using Body Biasing Techniques”, ISSN 2322-0929 Vol.04, Issue.12, November-2016.
Dan Ernst, Nam Sung Kim, Shidhartha Das, Sanjay Pant, Rajeev Rao, Toan Pham, Conrad Ziesler, Da vid Blaauw, Todd Austin, Krisztian Flautner1, and Trevor Mudge,” A Low-Power Pipeline Based on Circuit-Level Timing Speculation”, IEEE 2003.
Borivoje Nikolic ´, Member, IEEE, Vojin G. Oklobdˇzija, Fellow, IEEE, Vladimir Stojanovic ´, WenyanJia, Member, IEEE, James Kar-Shing Chiu, and Michael Ming- TakLeung, “Improved Sense-Amplifier- Based Flip-Flop: Design and Measurements We developed, fabricated and tested an improved SA flipflop”, VOL. 35, NO. 6, JUNE 2000.
Annapurna Bera, JayashreeDash,” Design& Analysis of Low Voltage A/D Converter Based Latched Comparator Using 0.18µm Technology”, Volume 5, Issue 9, Sep-2014.
Alice Wang, and AnanthaChandrakasan, “A 180-mv Subthreshold FFT Processor Using a Minimum Energy Design Methodology “, VOL. 40, NO. 1, JANUARY 2005.
Bo Zhai, Scott Hanson, Student Member, IEEE, David Blaauw, Member, IEEE, and Dennis Sylvester, Senior Member, IEEE,”A Variation-Tolerant Sub-200 mv 6-T Subthreshold SRAM “, VOL. 43, NO. 10, OCTOBER 2008.
Liu Po Ching and Ong Geok Ling,” Low- power and low-voltage D-latch”, Vol. 34 2nd April 1998.
Havard Pedersen Alstad,”Three Subthreshold Flip-Flop Cells Characterized in 90nm and 65 nm CMOS Technology”, IEEE 2010.
Refbacks
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.