Email this article 
Open Access
Subscription or Fee Access
Static and Dynamic Parameter Estimation of Stacked CMOS Inverter based TIQ for Flash ADC
Abstract
This paper aims to estimate parameters of a 3-bit Flash Analog to Digital Converter (ADC) using Threshold Inverter Quantizer (TIQ) technique implemented with stacked CMOS Inverter. The stacked TIQ based flash ADC requires 2n-1 comparators like conventional ADCs. Though, each comparator in the TIQ flash ADC has different sizes to cater internal reference voltages, which is achieved by systematically varying widths of PMOS and NMOS transistors of TIQ inverter, as a result 70% reduction of power consumption is achieved. The static and dynamic parameter are evaluated for the implemented design and obtained result as follows DNL = ± 0.23 LSB, INL = ± 0.15 LSB, SNR= 17.38 dB, SFDR = 21.98 dB and ENOB = 2.5 bits. The design consumes 5.98 µW power when simulated at 1 KHz, 1.2Vpp input signal at Vdd = 1.2V dc with load capacitance of 1fF.
Keywords
References
Yoo, Jincheol, Kyusun Choi and Daegyu Lee, "Comparator generation and selection for highly linear CMOS flash analog-to-digital converter." Analog Integrated Circuits and Signal Processing 35.2-3 (2003): 179-187.
S. Naraghi and D. Johns, “A 4-analog-to-digital converter for high speed serial link” Micronet annual Workshop, pp.33-34,April 26-27, 2004.
Ying-Zu-Lin, Cheng-Wu-Lin and Soon Jyh Chang, “A 5–bit 3.2GS/s Flash ADC with digital offset Calibration” in IEEE Trans. VLSI Syst.,Vol. 18, No. 3, pp. 509-513, Mar 2010.
T. Cho and P.R. Gray, “A 10b, 20Msample/s 35 mW pipeline A/D converter.” IEEE J. Solid-State Circuits, vol. 30, pp. 166- 171, March 1996.
M. Choi and A. Abidi, “A 6-b 1.3GSamples/s A/D Converter in 0.35_m CMOS”, in Proceedings of the International Solid State Circuits Conference, pages 126-127, 2001.
Ali Tangel and Kyusun Choi, “The CMOS Inverter as a Comparator in ADC Design”, Analog Integrated Circuits and Signal Processing, 39, 147-155, 2004.
Jincheol Yoo, “A TIQ based flash A / D Converter for Systemon- Chip Applications”, Ph. D. Thesis, The Pennsylvania State University, The Graduate School, Department of Computer Science and Engineering, May 2003.
JincheolYoo, Kyusun Choi, and Jahan Ghaznavi, “Quantum Voltage Comparator for 0.07μm CMOS Flash A/D Converters”, Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI’03).
Vishal Moyal and Neeta Tripathi, “Adiabatic Threshold Inverter Quantizer for a 3-bit Flash ADC” presented at IEEE International Conference on Wireless Communications, Signal Processing and Networking (WiSPNET) on 23 – 25 March 2016, Chennai, India, Part Number: CFP16D52-USB ISBN: 978-1- 4673-9337-9, p.p. 1587-1590.
Vishal Moyal and Dr. Neeta Tripathi, April 16 Volume 4 Issue 4, “Implementation of Stacked-CMOS Inverter based TIQ Comparator for FADC.”, International Journal on Recent and Innovation Trends in Computing and Communication (IJRITCC), ISSN: 2321-8169, PP: 304 – 307.
F. Kaess, R. Kanan, B. Hochet, M. Declercq, “New Encoding Scheme for High-speed Flash ADC’s,” in Proc. Of ISCAS’97, vol. 1, pp. 5-8, 1997.
Channakka Lakkannavar, Shrikanth K. Shirakol, and Kalmeshwar N. Hosur, “Design, Implementation and Analysis of Flash Adcarchitecture with Differential Amplifier as Comparator using Custom Design Approach” International Journal of Electronics Signals and Systems (IJESS) ISSN: 2231- 5969, Vol-1 Iss-3, 2012.
D. Lee, J. Yoo, K. Choi and J. Ghaznavi, “Fat Tree Encoder Design for Ultra-high Speed Flash A/D Converters,” in Proc. Of MWSCAS-2002, vol. 2, pp. II-87 - II-90, 2002.
E. Sail and M. Vesterbacka, “A Multiplexer Based Decoder for Flash Analog-to-digital Converters,” in Proc. Of TENCON 2004, vol. 4, pp. 250-253, 2004.
E. Sail and M. Vesterbacka, “Thermometer-to-binary Decoders for Flash Analog-to-digital Converters,” in Proc. of ECCTD 2007, pp. 240-243, 2007.
Bui Van Hieu, Seunghyun Beak, Seunghwan Choi, Jongkook Seon and Taikyeong Ted. Jeong, “Thermometer-to-binary Encoder with Bubble Error Correction (BEC) Circuit for Flash Analog-to-Digital Converter (FADC)” 2010 Third International Conference on Communications and Electronics (ICCE), 11-13 Aug. 2010, 978-1-4244-7055-6 p.p 102 – 106, doi 10.1109/ICCE.2010.5670690
P. Palsodkar, P. K. Dakhole and P. Palsodkar, "Improved power supply rejection (PSR) digital comparator based Flash analog to digital converter (FADC)," Electronics and Communication Systems (ICECS), 2014 International Conference on, Coimbatore, 2014, pp. 1-5.
doi:10.1109/ECS.2014.6892595
D. Malathi, Sanjay R, Greeshma R and B. Venkataramani, "A 4 bit low power process tolerant flash ADC in 0.18µm CMOS," Signal Processing, Communication and Networking (ICSCN), 2015 3rd International Conference on, Chennai, 2015, pp. 1-5.
doi:10.1109/ICSCN.2015.721987
P. Palsodkar, S. More and P. K. Dakhole, "Improved linearity standard cell based flash ADC with DBNS encoding scheme," Devices, Circuits and Systems (ICDCS), 2014 2nd International Conference on, Combiatore,2014,pp.1-5.doi:10.1109/ICDCSyst.2014.6926158.
E. Sall, M. Vesterbacka, and K. O. Andersson, “A study of digital decoders in flash analog-to-digital converters,” in Proceedings of IEEE International Symposium on Circuits and Systems, vol. 1, pp. 129–132, May 2004.
Maxim Integrated Products, INL/DNL Measurements for High-Speed Analog to-Digital Converters (ADCs).
Refbacks
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.