Open Access Open Access  Restricted Access Subscription or Fee Access

Speed Optimized AES Algorithm on Re-Configurable Hardware

Abhi Gondaliya, Jayesh Popat

Abstract


In recent days, the importance of security in IT sectors has been increased significantly. Advanced Encryption Standard (AES), is an approved cryptographic algorithm that can be used to protect electronic data. Nowadays, Most of secure transactions are occurring on smart phones, ATM transactions and other handheld devices. So that high speed algorithm to perform the same has become the need for recent days. For high speed performance in algorithm and to reduce unbreakable delay in combinational path then pipeline architecture is used. So that proposed work employs a s-box design based on pipeline Architecture synthesis and simulated on Modelsim Altera and also implemented on Altera DE-2 board. So this architecture employs a Boolean simplification of the truth table of the logic function with the aim of reducing the critical path. .The S-Box is designed using basic gates such as AND gate, NOT gate, OR gate and multiplexer. After designing of s-box based on pipeline architecture then critical path has been decreased and also increased in throughput

Keywords


Advance Encryption Standard (AES), S-Box, Combinational Logic, Pipeline, FPGA

Full Text:

PDF

References


C. Paar and J. Pelzl, Introduction to Cryptography and Data Security. New York:Springer, 2009.

National Inst. Of Standard and Technology, “Federal Information Processing Standard Publication 197, the Advanced Encryption Standard (AES),” Nov. 2001

J. Daemen and V. Rijmen, “AES Proposal: Rijndael,” AES Algorithm Submission, Sept.1999

A. J. Elbirt, W. Yip, B. Chetwynd, and C. Paar, “An FPGA-Based Performance Evaluation of the AES Block Cipher Candidate Algorithm Finalists,” vol. 9, no. 4, pp. 545–557, 2001.

William Stallings, Cryptography and Network Security, Principles and Practices, 4th ed. Pearson Education, pp. 134-161, 2006

T. K. Moon "Error correction coding", Wiley-Interscience,2005.

M. Edwin "Practical implementation of Rijndael Sbox using Combinational logic",Custom R & D Engineer Texco Enterprise Pvt. Ltd (2007).

Charlie Kaufman, Radia Perlman, Mie Speciner, Network Security, Private Communication in a Public World, 2nd ed. Pearson Education, pp. 41-114, 2006

B. A. Forouzan, “Advanced Encryption Standard,” in Cryptography and Network Security, Published in India by arrangement with the McGraw Hill Companies, Inc., New York: McGraw-Hill, 2007, ch7, pp.191-211.

Ahmad, N.; Hasan, R.; Jubadi, W.M; “Design of AES S-Box using combinational optimization”, IEEE Symposium on Industrial Electronics & Applications (ISIEA), pp. 696-699, 2010.

Vhdl.pbworks.com,. 'VHDL - Wiki Per Gli Studenti / Frontpage'. N.p., 2015. Mon. 26 Oct. 2015.

Hakhamaneshi and Bahram,"A Hardware Implementation of the Advanced Encryption Standard (AES) algorithm using System Verilog",California StateUniversity, Sacramento, 2009.

C. Nalini and P. V. Anandmohan and D. V. Poomaiah and V. D. kulka- rni,"Compact Designs of SubBytes and MixColumn for AES",Advance Computing Conference, 2009. IACC 2009. IEEE International, 2009, pp. 1241- 1247.

M. Edwin "Practical implementation of Rijndael Sbox using Combinational logic",Custom R & D Engineer Texco Enterprise Pvt. Ltd (2007).

Rodriguez Henriquez, Francisco Saqib, Dieaz-Perez, and Cetin K,"Cryptographic algorithms on recon_gurable hardware", New York, Springer, 2006.


Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.