Skew Compensation Technique for Parallel Optical Interconnection for Free Distribution of Digital Signals
Abstract
The clock is a periodic synchronization signal used as a time reference for data transfers in synchronous digital systems. However, the clock skew constrains the improvement of clock frequencies and affects the reliability of systems. A framing coding technique called shuffled mB1C encoding, which requires no clock rate conversion circuit and no data buffering, and a skew measurement method which is suitable for ECC adaption have been developed for the compensation [1].The ability to distribute signals to all parts of a circuit with precisely controlled and known delays is essential in large, high speed digital systems. This paper present a technique by which a signal driver can adjust the arrival time of the signal at the end of the wire using a pair of matched variable delay lines [14]. The paper shows how this idea can be implemented requiring no extra wiring, and how it can be extended to distribute signals skew-free to receivers along the signal run as well as the receiving end. Paper demonstrates how this scheme can be implemented as part of the pad and scan logic of a VLSI chip. A low-latency, error correcting code-(ECC) adaptable skew-compensation technique, which is needed for high-speed and long-distance parallel optical interconnections.
Keywords
Full Text:
PDFReferences
Takeshi Sakamoto,Nabuyuki Tanaka,Yasuhiro Ando,” Skew
Compensation Technique for parallel optical Interconnection”. IEICI
Transmission communication vol-E82-B,no-8 August 1999.
M.E Vieira Segatto, F.N Timofeev, R.Wyatt, R.Kashyap, J.R.Taylov,
”Use of fibre grating for bit skew compensation in all optical bit parallel
WDM system”.Optical communication 190(2001)165-171.s
Kevin Lam, Larry R. Dennison and William J Dally, “Simultaneous
Bidirectional Signalling for IC Systems”.IEEE International Conference
on Computer Design: VLSI in Computers & Processors, 1990.
Hans J. Greub,”Apparatus for Skew Compensating Signals”. United
States Patent 4,833,695. 1989.
Mark G. Johnson, ”A Variable Delay Line Phase Locked Loop for CPU
Co-Processor Synchronization”. IEEE International Solid-State Circuits,
Conference, 1988.
Thomas Knight and Alex Krymm, ”Self Terminating Low Voltage
Swing CMOS Output Driver”. IEEE Custom Integrated Circuits
Conference, 1987.
Gill A. Pratt and John Nguyen, “Synchronizing Oscillators in Mesh-
Connected Networks In reparation”. MIT Laboratory for Computer
Science.
Randall D. Rettberg and Lance A. Glasser, ”Digital Phase Adjustment”.
United States Patent 4,700,347. 1987.
Jonathon Taft,” A Calibrated Digital Delay Line Implemented in VLSI”,
SB Thesis, Dept. of Electrical Engineering and Computer Science,
Massachusetts Institute of Technology, Cambridge, MA (1983).
Richard Walker, Jieh-Tsorng Wu, Cheryl Stout, Benny Lai, Chu-Sun
Yen, Tom Hornak, and Pat Petruno. In LEEE Lnternational Solid-State
Circuits Conference, 1992.
Ian A. Young, Jeff K. Greason, Jeff E. Smith, and Keng L. Wong,”A
PLL Clock Generator with 5 to 110MHz Lock Range for
Microprocessors”. IEEE International Solid-State Circuits Conference,
David E. Duarte, N. Vijaykrishnan,,and Mary Jane Irwin. “A Clock
Power Model to Evaluate Impact of Architectural and Technology
Optimizations”.IEEE transactions on very large scale integration (VLSI)
systems, Vol. 10, no. 6, December 2002.
Hai Li, Swarup Bhunia, Yiran Chen, Kaushik Roy and T. N.
Vijaykumar.“DCG: Deterministic Clock-Gating for Low-Power
Microprocessor Design”. IEEE transactions on very large scale
integration (VLSI) systems, vol. 12, no. 3, March 2004 .
Rong Ji1 ,2, Liang Chen1, Gang Luo1, Xianjun Zeng1,3, Junfeng
Zhang2, Yingjie Feng “A Novel Low-Power Clock Skew Compensation
Circuit”. 2008 IEEE DOI 10.1109/is VLSI.2008.
Ren-Song Tsay,Member,IEEE, “An Exact Zero-Skew Clock Routing
Algorithm”.IEEE Transactions on computer aided design of integrated
circuits and designs.IEEE Transactions on computer aided design of
integrated circuits and systems Vol-12,No.2,February 1993.
Refbacks
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.