Open Access Open Access  Restricted Access Subscription or Fee Access

An Extended March Test Algorithm using for Fault Detection and Repair

Kakarla Hari Kishore, Pavuluri Srinivas, Dr. Fazal Noorbasha, Atluri Jhansi

Abstract


In these paper implementing fault detection and repair of word redundancy MBISR (Memory Built In Self Repair) using March SS and march RAW algorithms. A new micro coded BIST architecture is presented here which is capable of employing new test algorithms like March SS and March RAW that have been developed for coverage of some recently developed static and dynamic fault models. The same hardware has been used to implement other new March algorithms. This requires just changing the Instruction storage unit, or the instruction codes and sequence inside the instruction storage unit. The instruction storage unit is used to store predetermined test pattern. The simulation results have shown that the micro-coded MBIST architecture described here is an effective testing method to test embedded memories as it provides a flexible approach and better fault coverage. Just as March SS, any other new march algorithm can also be implemented using the same BIST hardware by changing the instructions in the microcode storage unit, without the need to redesign the entire circuitry. The word redundancy uses spare words in place of spare rows and columns. This repair mechanism avoids lengthy redundancy calculations as suggested by some other authors in their works as it stores faulty location addresses immediately supporting on-the-fly fault repair. Moreover, it can be interfaced easily with existing MBIST logic.


Keywords


Built-In Self Test (BIST), Built-In Self Repair (BISR), Memory Built-in Self Test (MBIST), Micro Coded MBIST, Memory Built-In Self Repair (MBISR).

Full Text:

PDF

References


Allan, A., Edenfeld, D., Joyner, W.H., Kahng, A.B, Rodgers, M., and Zorian, Y., “2001 Technology Roadmap for Semiconductors”, IEEE Computer, pp. 42-53, January 2002.

Bhavsar, D.K., “An Algorithm for row-column self-repair of RAMs and its implementation in the Alpha 21264”, Proc.IEEE Int’l Test Conference (ITC), pp. 311-318, 1999.

Bordelon, J., Tranchina, B., Madangarli, V., and Craig, M.“A Strategy for Mixed-Signal Yield Improvement”, IEEE Design & Test of Computers, Vol 19, No 3, pp. 14-23, May-June, 2002.

Kim, I., Zorian, Y., Komoriya, G., et al. “Built-in Self- Repair for Embedded High Density SRAM”, Proc. IEEE Intn’l Test Conference (ITC), pp. 1112-1119, 1998.

Segal, J., Shubat, A., et al., “Determining Redundancy Requirements for Memory Arrays with Critical Area Analysis”, Proc. IEEE MTDT, pp. 48-53, San Jose, 1999.

Shoukourian, S., Vardanian, V., and Zorian, Y., “An Approach for Evaluation of Redundancy Analysis Algorithms” Proc. IEEE MTDT Workshop, pp. 51-55, San Jose, 2001

Vardanian, V., A March-based Fault Location Algorithm for Static Random Access Memories”, Proc. IEEE MTDT Workshop, pp. 62-67, Bendor, July 2002.

G.harutunyan, V.A. Vardanian, Y.Zorian” Minimal March Test Algorithm for Detection of Linked Static Faults in Random access Memories” IEEE 24th Vlsi Test Symposium, 2006.

Rob Dekker, Frans Beenker, Loek Thijssen”Fault Modelling And Test Algorithm Development For Static Random Access Memories” IEEE International Test Conference, 1988.

Alberto Bosio, Giorgio Di Natale”March Test Bdn:-A New March Test For Dynamic Faults” Control Engineering and Applied Informatics, 2008.

J. Zhao, S. Irrinki, M. Puri, F. Lombardi, Detection of inter-port faults in multi-port static random access memories, IEEE VLSI Test Symposium, Montreal May (2000) 297–302.

M. Marinescu, “Simple and Efficient Algorithms for Functional RAM Testing”, Proc. Int. Test Conf., 1982, pp.236-239.

A.J. van de Goor and Z. Al-Ars, “Functional Memory Faults: A Formal Notation and a Taxonomy”, Proc. IEEE VLSI Test Symposium, May 2000, pp.281-289.

Z. Al-Ars and A.J. van de Goor, “Static and Dynamic Behavior of Memory Cell Array Opens and Shorts in Embedded DRAMs”, Proc. Design, Automation and Test in Europe, 2001, pp. 496-503.

M. Sachdev, “Test and Testability Techniques for Open Defects in RAM Address Decoders”, Proc. IEEE European Design & Test Conference, 1996, pp.428-434.

M. Sachdev, “Open Defects in CMOS RAM Address Decoders”, IEEE Design & Test of Computers, vol.14, n.2, Apr-Jun 1997, pp. 26-33.

J. Otterstedt, D. Niggemeyer and T.W. Williams, “Detection of CMOS Address Decoder Open Faults with March and Pseudo Random Memory Tests”, Proc. Int. Test Conf., 1998, pp.53-62.


Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.