Open Access Open Access  Restricted Access Subscription or Fee Access

A Review: High Speed Low Power Flash ADC

Rahul D. Marotkar, Dr. Manoj S. Nagmode

Abstract


In computerized world, The Speed, area and power are critical variables for high velocity aplplications.ADC is a mixed signal system that changes over the analog signals to the digital signals for transforming the data. In present day CMOS innovation the flash ADC is composed by utilizing the dynamic method, it fundamentally diminishes the power, voltage and delay. A flash ADC is extremely valuable for fastest speed when it is contrasted with the other ADC architectures.ADC is attempting to contrast the simple information with an arrangement of levels. In digital signal processors it is persistently challenge analog designer to enhance and grow new ADC architectures.


Keywords


ADC, Flash ADC, CMOS, Comparator, Encoder.

Full Text:

PDF

References


. Parthasarthy K.P. and Dr. K.C.Narasimhamurthy,” A Low Power Comparator Design for 6-BitFlash ADC in 90-Nm CMOS,” International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering, Vol. 3, Issue 6, June 2014.

. K. Lokesh Krishna and T. Ramashri,”VLSI Design of 12-bit ADC with 1GSPS in 180nm CMOS integrating with SAR and two-step flash ADC,”Journal of Theoretical and Applied Information Technology, No. 1, Vol-68, 10 October 2014.

. Mamta Gurjar and Shyam Akashe,”Design Low Power Encoder for Threshold Inverter Quantization based Flash ADC Converter, “International Journal of VLSI design and Communication Systems (VLSICS), vol.4, No.2, April 2013.

. P.Rajeswari, Dr.A.R.Aswatha, Dr.R.Ramesh,”Performance analysis of flash analog to digital converter with track and hold circuit using CADENCE PSPICE,”IRACST-Engineering Science and Technology: An International Journal (ESTIJ), ISSN: 2250-3498, No.3, Vol.3, June 2013.

. Kirankumar Lad and M S Bhat,”A 1-V 1-GS/s 6-bit Low-Power Flash ADC in 90-nm CMOS with 15.75 mW Power Consumption, “In Computer Communication and Informatics (ICCCI), 2013 International Conference , IEEE, 2013.

. George Tom Varghese and K. K. Mahapatra,”A High Speed Low Power Encoder for 5 bit flash ADC,”IEEE, 2012.

. R.Komar, M. Bhat, and T. Laxminidhi, “A 0.5 v 300μw 50ms/s 180nm 6bit flash ADC using inverter based comparators,” In Advances in Engineering, Science and Management (ICAESM), 2012 International Conference , pp. 331–335,IEEE, 2012.

. Panchal S. D., Dr. S. S. Gajre, Prof. V. P. Ghanwat,” Design and implementation of 4-bit flash ADC using folding technique in cadence tool”, International Journal of Advanced Research in Computer and Communication Engineering , ISSN : 2278 – 1021,Vol. 1, Issue 4, June 2012.

. Bui Van Hieu, Seunghwan Choi, Jongkug Seon, Youngcheol Oh, Chongdae Park, Jaehyoun Park, Hyunwook Kim, and Taikyeong Jeongt,” A New Approach to Thermometer-to-Binary Encoder of Flash ADCs- Bubble Error Detection Circuit”, IEEE MWSCAS, Aug 7- 10, 2011.

. Pradeep Kumar and Amit Kolhe,” Design and Implemented of low power 3 bit flash ADC in 0.18 um CMOS,”International Journal of Soft Computing and Engineering (IJSCE), ISSN: 2231-2307, Volume-1, Issue-5, November 2011.

. Mustafijur Rahman, K. L. Baishnab, F. A. Talukdar,” A Novel ROM Architecture for Reducing Bubble and Metastability Errors in High Speed Flash ADCs”, International Conference, IEEE, 2010.

. T. Sundstrom and A. Alvandpour, “A 2.5-gs/s 30-mw 4-bit flash ADC in 90nm cmos,”In NORCHIP, 2008, pp. 264–267, IEEE, 2008.

. Mingzhen Wang and Chien-In Henry Chen,” A High Spurious-Free Dynamic Range 4-bit ADC with Nyquist Signal Bandwidth for Wideband Communications”, Instrumentation and Measurement Technology Conference (IMTC), Warsaw, Poland, May 1-3, IEEE, 2007.

. S. Sheikhaei, S. Mirabbasi, and A. Ivanov, “A 0.35 μm cmos com-parator circuit for high-speed ADC applications,” In ISCAS-2005. IEEE International Symposium on Circuits and Systems, pp. 6134–6137, IEEE, 2005.

. Christoph Sandner, Martin Clara, Andreas Santner, Thomas Hartig, Franz Kuttner,” A 6bit, 1.2GSps Low-Power Flash-ADC In 0.13μm Digital CMOS”, Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, IEEE, 2005.


Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.