Open Access Open Access  Restricted Access Subscription or Fee Access

A Fast Computation on Flipping Structure of VLSI Architecture for 2d-Discrete Wavelet Transforms

Lenin Raja, A. Merline

Abstract


A High speed and reduced –area 2D discrete wavelet transform (2D-DWT) architecture is proposed. Previous DWT architecture is mostly based on the modified weighted lifting scheme. In order to achieve a critical path with only one multiplier. Experimental measurement of design performance in terms of area, speed and power for 90nm Complementary Metal Oxide Semiconductor (CMOS) implementation are presented, Results indicate that while BP design exhibit inherent speed advantages.DS design requires significantly fewer hardware resource with increased precision and DWT level.. In addition to the BP and DS design, a novel flexible DWT processor is presented, which supports run time and increase the performance of the DWT parameters .In this proposed approach were give an efficient hardware support to the VLSI architecture achieved by Weighted Lifted Wavelet Transform(WLWT).


Keywords


Fixed Point Arithmetic, Fractional Bit, Image Coding, VLSI, DWT, WLWT, Wavelet Transforms, DSP System Generator.

Full Text:

PDF

References


Wei Zhang, Member, IEEE, Zhe Jiang, Zhiyu Gao, and Yanyan Liu‖An Efficient VLSI Architecture for Lifting-Based Discrete Wavelet Transform‖ IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: EXPRESS BRIEFS, VOL. 59, NO. 3, MARCH 2012

G. Xing, J. Li, and Y. Q. Zhang, ―Arbitrarily shaped video-object coding by wavelet,‖ IEEE Trans. Circuits Syst. Video Technol., vol. 11, no. 10, pp. 1135–1139, Oct. 2001.

S. C. B. Lo, H. Li, and M. T. Freedman, ―Optimization of wavelet decomposition for image compression and feature preservation,‖ IEEE Trans. Med. Imag., vol. 22, no. 9, pp. 1141–1151, Sep. 2003.

K. K. Parhi and T. Nishitani, ―VLSI architecture for discrete wavelet transforms,‖ IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 1, no. 2, pp. 191–202, Jun. 1993.

P.Wu and L. Chen, ―An efficient architecture for two-dimensional discrete wavelet transform,‖ IEEE Trans. Circuits Syst. Video Technol., vol. 11, no. 4, pp. 536–545, Apr. 2001.

W. Sweldens, ―The new philosophy in biorthogonal wavelet constructions,‖ in Proc. SPIE., 1995, vol. 2569, pp. 68–79.

I. Daubechies and W. Sweldens, ―Factoring wavelet transform into lifting steps,‖ J. Fourier Anal. Appl., vol. 4, no. 3, pp. 245–267, Mar. 1998.

J. M. Jou, Y. H. Shiau, and C. C. Liu, ―Efficient VLSI architectures for the biorthogonal wavelet transform by filter bank and lifting scheme,‖ in Proc. IEEE ISCAS, May 2001, vol. 2, pp. 529–532.

G. Shi, W. Liu, and L. Zhang, ―An efficient folded architecture for liftingbased discrete wavelet transform,‖ IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 56, no. 4, pp. 290–294, Apr. 2009.

B. F. Wu and C. F. Lin, ―A high-performance and memory-efficient pipeline architecture for the 5/3 and 9/7 discrete wavelet transform of JPEG2000 codec,‖ IEEE Trans. Circuits Syst. Video Technol., vol. 15, no. 12, pp. 1615–1628, Dec. 2005.

Y. K. Lai, L. F. Chen, and Y. C. Shih, ―A high-performance and memory-efficient VLSI architecture with parallel scanning method for 2-D lifting-based discrete wavelet transform,‖ IEEE Trans. Consum. Electron, vol. 55, no. 2, pp. 400–407, May 2009.

C.-T. Huang, P.-C. Tseng, and L.-G. Chen, ―Flipping structure: An efficient VLSI architecture for lifting-based discrete wavelet transform,‖ IEEE Trans. Signal Process., vol. 52, no. 4, pp. 1080–1089, Apr. 2004.

P.-C. Tseng, C.-T. Huang, and L.-G. Chen, ―Generic RAM-based architecture for two dimensional discrete wavelet transform with line based method,‖ in Proc. Asia-Pacific Conf. Circuits Syst., 2002, vol. 2, pp. 363–366.

C. Xiong, J. Tian, and J. Liu, ―Efficient architectures for two-dimensional discrete wavelet transform using lifting scheme,‖ IEEE Trans. Image Process., vol. 16, no. 3, pp. 607–614, Mar. 2007.

H. Liao, M. K. Mandal, and B. F. Cockburn, ―Efficient architectures for 1-D and 2-D lifting-based wavelet transforms,‖ IEEE Trans. Signal Process., vol. 52, no. 5, pp. 1315–1326, May 2004.

C.-Y. Xiong, J.-W. Tian, and J. Liu, ―A note on ‗flipping structure: An efficient VLSI architecture for lifting-based discrete wavelet transform‘,‖ IEEE Trans. Signal Process., vol. 54, no. 5, pp. 1910–1916, May 2006.

C. Cheng and K. K. Parhi, ―High-speed VLSI implement of 2-D discrete wavelet transform,‖ IEEE Trans. Signal Process., vol. 56, no. 1, pp. 393– 403, Jan. 2008.

B. K. Mohanty and P. K. Meher, ―Throughput-scalable hybrid-pipeline architecture for multilevel lifting 2-D DWT of JPEG 2000 coder,‖ in Proc. IEEE Int. Conf. Appl.-Specific Syst., Archit. Processors, 2008, pp. 305–309.

J. Song and I.-C. Park, ―Novel pipelined DWT architecture for dual-line scan,‖ in Proc. IEEE Int. Symp. Circuits Syst., 2009, pp. 373–376.

Z. G.Wu andW.Wang, ―Pipelined architecture for FPGA implementation of lifting-based DWT,‖ in Proc. Int. Conf. Elect. Inform. Control Eng., 2011, pp. 1535–1538.

B. K. Mohanty and P. K. Meher, ―Efficient multiplierless designs for 1-D DWT using 97 filters based on distributed arithmetic,‖ in Proc. Int. Symp. Integr. Circuits, 2009, pp. 364–367.


Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.