Email this article 
Open Access
Subscription or Fee Access
A Low Power Threshold Inverter Quantizer Comparator using Diode Free Adiabatic Logic for 1.2 V, 3-bit Flash Analog to Digital Converter
Abstract
Diode Free Adiabatic Logic (DFAL) based Threshold Inverter Quantizer (TIQ) is recommended in this paper for implementation of a 3-bit Flash type Analog to Digital Converter. The advised work is simulated with TSMC-65nm Technology on Cadence tool. For appropriate implement of DFAL-TIQ, it is requisite to have a suitable reference voltage for each of the comparator and it is done by accurately sizing the transistors of the comparators. The average power consumed by the advised Flash type ADC when simulated at 100 Hz, 1.2Vpp and for 1fF capacitive load is 5.53 µW, which is 66.03 % lesser than that of the power consumed by Flash ADC containing conventional CMOS-TIQ comparator, and the static parameters observed as: DNL = + 0.56 LSB /-0.61 LSB and INL = +0.40 LSB / -0.43 LSB, respectively.
Keywords
References
A. Yukawa, "A CMOS 8-Bit High-Speed A/D Converter IC," in IEEE Journal of Solid-State Circuits, vol. 20, no. 3, pp. 775-779, June 1985. doi: 10.1109/JSSC.1985.
A. G. F. Dingwall and V. Zazzu, "An 8-MHz CMOS subranging 8-bit A/D converter," in IEEE Journal of Solid-State Circuits, vol. 20, no. 6, pp.1138-1143, Dec. 1985.doi: 10.1109/JSSC.1985.1052451
S. M. Louwsma, J. M. van Tuijl, M. Vertregt and B. Nauta, "A 1.35 GS/s, 10b, 175 mW time-interleaved AD converter in 0.13 μm CMOS," 2007 IEEE Symposium on VLSI Circuits, Kyoto, 2007, pp. 62-63. doi: 10.1109/VLSIC.2007.4342766
T. B. Cho and P. R. Gray, "A 10-bit, 20-MS/s, 35-mW pipeline A/D converter," Custom Integrated Circuits Conference, 1994., Proceedings of the IEEE 1994, San Diego, CA, 1994, pp. 499-502.
doi: 10.1109/CICC.1994.379674
JincheolYoo, “A TIQ based flash A / D Converter for System-on-Chip Applications”, Ph. D. Thesis, The Pennsylvania State University, The Graduate School, Department of Computer Science and Engineering, May 2003.
Shipra Upadhyay, R. A. Mishra, R. K. Nagaria, and S. P. Singh, “DFAL: Diode-Free Adiabatic Logic Circuits,” ISRN Electronics, vol. 2013, Article ID 673601, 12 pages, 2013. doi:10.1155/2013/673601
Jincheol Yoo, Kyusun Choi and A. Tangel, "A 1-GSPS CMOS flash A/D converter for system-on-chip applications," Proceedings IEEE Computer Society Workshop on VLSI 2001. Emerging Technologies for VLSI Systems,Orlando,FL,2001,pp.135-139.doi:10.1109/IWV.2001.923152.
P.Teichmann,“Fundamentals of Adiabatic Logic”, lecture on Adiabatic Logic, Springer Series in Advanced Microelectronics 34, 2012.
F. Kaess, R. Kanan, B. Hochet and M. Declercq, "New encoding scheme for high-speed flash ADC's," Circuits and Systems, 1997. ISCAS '97., Proceedings of 1997 IEEE International Symposium on, 1997, pp. 5-8 vol.1. doi: 10.1109/ISCAS.1997.608492
R. Kanan, F. Kaess and M. Declercq, "A 640 mW high accuracy 8-bit 1 GHz flash ADC encoder," Circuits and Systems, 1999. ISCAS '99. Proceedings of the 1999 IEEE International Symposium on, Orlando, FL, 1999, pp. 420-423 vol.2. doi: 10.1109/ISCAS.1999.780750
V. H. Bui, Seunghyun Beak, Seunghwan Choi, Jongkook Seon and T. T. Jeong, "Thermometer-to-binary encoder with bubble error correction (BEC) circuit for Flash Analog-to-Digital Converter (FADC)," International Conference on Communications and Electronics 2010, Nha Trang, 2010, pp. 102-106.
doi: 10.1109/ICCE.2010.5670690
Daegyu Lee, Jincheol Yoo, Kyusun Choi and J. Ghaznavi, "Fat tree encoder design for ultra-high speed flash A/D converters," The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002., 2002, pp. II-87-II-90 vol.2. doi: 10.1109/MWSCAS.2002.1186804
N.S.S. Reddy, M. Satyam, K.L. Kishore, “ Cascadable adiabatic Logic circuits for low-power applications” IET Circuits, Devices and Systems, Volume 2, No.6, August,2004.
A. Blotti and R. Saletti, “Ultra low-power adiabatic circuit semicustom design,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 12, no. 11, pp. 1248–1253, 2004.
E. Sail and M. Vesterbacka, "A multiplexer based decoder for flash analog-to-digital converters," 2004 IEEE Region 10 Conference TENCON, 2004, pp.250-253Vol.4.doi:10.1109/TENCON.2004.1414916
Senthil, S. M.; Banupriya, M. High Speed Low Power Flash ADC Design for Ultra-Wide Band Applications. // International Journal of Scientific & Engineering Research. 3, 5(2012), pp. 1-5.
Liu, F., Jia, S., Lu, Z. and Ji, L., “Dynamic encoder for high-parallel ADCs”, 5th International Conference on ASIC, Vol. 1, Oct. 2003, pp.1-23
MAX108 data sheet, Rev. 1, 5/99, Maxim Integrated Products.
MAX108EVKIT data sheet, Rev. 0, 6/99, Maxim Integrated.
Refbacks
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.