High - Speed and Low - Power Carry Skip Adder Operated On Wide Range of Supply Voltage Level
Abstract
In this paper, we present a Carry Skip Adder (CSKA) structure with lower energy consumption and area compared with the existing one. Instead of utilizing multiplexer logic, the AND-OR-Invert and OR-AND-Invert compound gates are used for the skip logic. For further improvement, the structure utilizes a parallel prefix adder designed with Han-Carlson adder using 45nm CMOS technology, which can be modeled in Tanner EDA tool.
Keywords
Full Text:
PDFReferences
. Milad Bahadori,Mehdi Kamal,Ali Afzali – Kusha, Senior Member, IEEE and Massoud Pedran, Fellow, IEEE “High – speed and energy efficient carry skip adder operating under a wide range of suppy voltage levels” IEEE transactions on VLSI systems, vol. 24, no.2, Feb.2016
. R. Zlatanovici, S. Kao, and B. Nikolic and koren ,“Energy–delay optimization of 64-bit carry-look ahead adders with a 240 ps 90 nm CMOS design example,” IEEE J. Solid-State Circuits, vol. 44, no. 2, pp. 569–583, Feb. 2009
. S. K. Mathew, M. A. Anders, B. Bloechel,T. Nguyen, R. K. Krishnamurthy, and S. Borkar, “A 4-GHz 300-mW 64-bit integer execution ALU with dual supply voltages in 90-nm CMOS,” IEEE J. Solid-State Circuits, vol. 40, no. 1, pp. 44–51, Jan. 2005.
. V. G. Oklobdzija, B. R. Zeydel, H. Q. Dao, S. Mathew, and R. Krishnamurthy, “Comparison of high-performance VLSI adders in the energy-delay space,” IEEE Trans. Very Large Scale Integer. (VLSI) Syst., vol. 13, no. 6, pp. 754–758, Jun. 2005.
Refbacks
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.