Open Access Open Access  Restricted Access Subscription or Fee Access

Realisation of Pulse Shaping FIR Interpolation Filter Using Digital up Converter

K. Divya, S. Vijayakumar

Abstract


This Optimization technique for designing a configurable VLSI architecture of an interpolation filter for multi-standard digital up converter .RRC filter is used to reduce the area, delay and power consumption. The low current range and architecture of the pulse-shaping FIR filter for digital up converter was developed. In the existing system, the 3bit binary common subexpression(BCS) based (BCSE) elimination algorithm. In this paper carry adder is used instead of the shift and add method and the simple arithmetic adder multiplexer unit is replaced by the carry-save adder. The number of additions and multiplications can be reduced using this technique. This technique has been in reducing the area and power consumption by 25% and 10%, respectively, reported with 68% improvement in operating frequency over a 2-bit BCSE-based technology, and can be considered adequate for designing more the multi-standard DUC. The designed pulse shaping FIR filter synthesized and simulated using Xilinx ISE 6.9.


Keywords


Digital Up Converter (DUC), finite-Impulse Response (FIR) Interpolation filter, Software Defined Radio (SDR) System.

Full Text:

PDF

References


J. Chandran, R. Kaluri, J. Singh, V. Owall, and R. Velijanovski, “Xilinx Virtex II Pro implementation of a reconfigurable UMTS digital channel filter,” in Proc. IEEE Workshop Electron. Des., Test and Appl., Jan. 2004, pp. 77–8.

S.-F. Hsiao, J.-H. Zhang Jian, and M.-C. Chen, “Low-cost FIR filter designs based on faithfully rounded truncated multiple constant multiplication/accumulation,” IEEE Transaction Circuits System. II, Exp. Briefs, vol. 60,May 2013, no. 5, pp. 287–291.

S.-J. Lee, J.-W. Choi, S. W. Kim, and J. Park, “A reconfigurable FIR filter architecture to trade off filter performance for dynamic power consumption,” IEEE Transaction. Very Large Scale Integrated circuit(VLSI) System., vol. 19, Dec. 2011, no. 12,pp.2221–2228.

R. Mahesh and A. P. Vinod, “A new common subexpression elimination algorithm for realizing low-complexity higher order digital filters,” IEEE Transaction. Computer.-Aided Design Integrated.Circuits System., vol. 27, Feb. 2008, no. 2, pp. 217– 229.

J. Xie, J. He, and G. Tan, “FPGA realization of FIR filters for high-speed and medium-speed by using modified distributed arithmetic architectures,” Microelectron. J., vol. 41, Jun. 2010,no.6, pp.365–371.

D. Shi and Y. J. Yu, “Design of linear phase FIR filters with high probability of achieving minimum number of adders,”IEEE Transaction. Circuits System. I, Reg. Papers, vol. 58, Jan. 2011, no.1, pp. 126–136.

P. K. Meher, S. Chandrasekaran, and A. Amira, “FPGA realization of FIR filters by efficient and flexible systolization using distributed arithmetic,” IEEE Transaction. Signal Processing. vol. 56, Jul. 2008, no. 7, pp. 3009–3017.

K.-H. Chen and T.-D. Chieueh, “A low-power digit-based reconfigurable FIR filter,” IEEE Transaction. Circuits System.II, Exp. Briefs, vol. 53, Aug. 2006 no. 8, pp. 617–621.

R.Bahram Rashidi, Farshad Mirzaei, “Low Power FPGA Implementation of Digital FIR Filter Based on Low Power Multiplexer Base Shift/Add Multiplier” International Journal of Computer Theory and Engineering, April 2013 Vol. 5, No. 2.

K.Jebin Roy, R.Ramya, “Low-Power and low-area adaptive FIR filter based on distributed arithmetic and LMS algorithm” International Journal of Scientific and Research Publications, March 2014 ,Volume 4, Issue 3.

Basant Kumar Mohanty, Pramod Kumar Meher, “A High-Performance FIR Filter Architecture for Fixed and Reconfigurable Applications” IEEE transactions on very large scale integration (vlsi) systems vol. 56, Jul. 2014 no. 6, pp.3009– 3017.

R. Mahesh and A. P. Vinod, “New reconfigurable architectures for implementing FIR filters with low complexity,” IEEE Transaction. Computer.-Aided Design Integrated. Circuits Syst., vol. 29, Feb. 2010, no. 2, pp. 275–288.

T. Acharya and G. J. Miao, “Square-root raised cosine symmetric filter for mobile communication,” U.S. Patent 20040172433, Sep. 2, 2004.

Xilinx Inc., San Jose, CA, USA. (2014). Xilinx Logicore Multiplier IP version v9.0, [Online]. Available: http://www.xilinx.com/support/ documentation/white_papers/wp277.pdf

O.Gustafsson, “Lower bounds for constant multiplication problems,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 54, no. 11, Nov. 2007. pp. 974–978,.

S. F. Lin, S. C. Huang, F. S. Yang, C. W. Ku, and L. G. Chen, “Power-efficient FIR filter architecture design for wireless embedded system,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 51, no. 1, Jan. 2004 pp. 21–25,.

F. Sheikh, M. Miller, B. Richards, D. Markovic, and B. Nikolic, “A 1–190 MSample/s 8–64 tap energy-efficient reconfigurable FIR filter for multi-mode wireless communication,” in Proc. IEEE Symp. VLSI Circuits, Jun. 2010, pp. 207–208.

Y. J. Yu and Y. C. Lim,(2010) “Design of linear phase FIR filters in subexpression space using mixed integer linear programming,” IEEE Trans. Circuits Syst.I,Reg. Papers,vol.54,no.10, Oct.2010, pp.2330–2338,.

J. Mitola, “The software radio architecture,” IEEE Commun. Mag., vol. 33, no. 5, 1995, pp. 26–38, May.

SDR Forum [Online]. Available: http://www.wirelessinnovation.org/ what_is_sdr.


Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.