Open Access Open Access  Restricted Access Subscription or Fee Access

Single Electron Encoded Logic Full Adder

U. Saravana Kumar, R. Rakesh, S. Dhanaseelaraj

Abstract


To ability to control the transport of individual electrons in Single Electron Tunneling (SET) based circuits creates the conditions for Single Electron Encoded Logic (SEEL). This paper involves the implementation of full adder using SEEL elements. In SEEL the designing of linear equations for a specific logic circuit with the representation of positive, negative weights and desired threshold value can be implemented with a single electron box. The concept of SEEL realizes the logic behaviour by controlling the capacitance of bias for adjusting the gate threshold to realise the desired logic with inverting or non-inverting buffer. The re-configurability of gates is done by varying the bias capacitance. After introduction of the threshold gate and buffer/inverter, which serve as basic circuit blocks, SEEL implementations as the full adder are proposed and verified by simulation. Finally, the area, switching delay, speed power product and power consumption of the elements are compared with SEEL 1-bit full adder to n-bit adder.

Keywords


Single Electron Tunneling, Logic Design, Threshold Logic, Computer Arithmetic, Electron Counting.

Full Text:

PDF

References


K.Likharev, “Single-Electron Devices and Their Applications,” Proceed-ing of the IEEE, vol. 87, no. 4, pp. 606–632, April 1999.

S. Muroga, Threshold Logic and its Applications. Wiley and Sons Inc., 1971.

C. Wasshuber, “About single-electron devices and circuits,” Ph.D. disser-tation, TU Vienna, 1998.

C. Wasshuber, H. Kosina, and S. Selberherr, “SIMON - A Simulatorfor Single-Electron Tunnel Devices and Circuits,” IEEE Transactions onComputer-Aided Design, vol. 16, no. 9, pp. 937–944, September 1997.

C. Lageweg and S. Cotofana and S. Vassiliadis, “A Linear Threshold Gate Implementation in Single Electron Technology,” in IEEE ComputerSociety Workshop on VLSI, April 2001, pp. 93–98.

A.N.Korotkov. Single-Electron Logic and Memory Devices. International Journal of Electronics, Vol. 86(No. 5):pp. 511–547, 1999.

C.Lageweg and S.Cotofana and S.Vassiliadis. A Linear Threshold Gate Implementation in Single Electron Technology.In IEEE Computer Society Workshop on VLSI, pages pp.93–98, April 2001.

B.Parhami, Computer Arithmetic - Algorithms and Hardware Design, 1st ed. Oxford University Press, Inc.,2000.

C. Lageweg, S. Cotofana, and S. Vassiliadis, “Static Buffered SET Based Logic Gates,” in 2nd IEEE Conference on Nanotechnology(NANO), August 2002, pp. 491–494.

A.Korotkov, “Single-Electron Logic and Memory Devices,” International Journal of Electronics, vol. 86, no. 5, pp. 511–547, 1999.

M.Jeong, Y.Jeong, S.Hwang, and D.Kim, “Performance of Single-Electron Transistor Logic Composed of Multi-Gate Single-Electron Transistors,” Japanese Journal of Applied Physics, vol. 36, no. 11, pp. 6706–6710, November 1997

Y.Ono, Y.Takahashi, K.Yamazaki, M.Nagase, H.Namatsu, K.Kurihara, and K.Murase. Fabrication Method for IC Oriented Si Single-Electron

Transistors. IEEE Transactions on Electron Devices, 49(3):193 –207, March 2000.

Y.Taur, D.A.Buchanan, W.Chen, D.Frank, K.Ismail, S.Lo, G.Sai-Halasz, R.Viswanathan, H.Wann, S.Wind, and H.Wong. CMOS Scaling into the Nanometer Regime. Proceeding of the IEEE, 85(4):486–504, 1997.

Dr. Jürgen Lorenz, Strategic User Group for European Research on TCAD. Project Report Presentation, 6th Framework Programme Priority 2: Information Society Technologies, 1-6 (2005)


Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.