Open Access Open Access  Restricted Access Subscription or Fee Access

A Wide Range 4.5 GHz VCO using 45nm CMOS Technology

Nidhi Thakur, Kavita Khare

Abstract


This paper presents design of ring oscillator based
voltage controlled oscillator for wide frequency range applications requiring on-chip oscillators to generate clocks at low power .The structure and operating principle of ring oscillator have been described and the expression for the frequency of oscillation of a CMOS delay cell based conventional ring oscillator is presented. The
VCO is designed and simulated in 45nm CMOS technology with BSIM 4.3.0 MOSFET model, level 54 parameters using SPICE simulator. At constant supply voltage (VDD) of 1V, as input control voltage varies from 0.3V to 1V in a step of 0.2V the output frequency changes from 0.54GHz to 4.5GHz, thus providing a maximum tuning range of 88%. The total power dissipation is of the order of 60 μW, with center drain current of 60.0 μA for current mirror formed with
MOSFETs M3 & M4 .The Phase Noise obtained for the proposed design is 0.116mV/Hz½ at 1MHz


Keywords


Voltage Controlled Oscillator (VCO), Tuning range, Phase Noise, CMOS Inverter, Power dissipation.

Full Text:

PDF

References


Mostafa Savedi Oskooei, AliAfzali-Kusha,S.M Atarodi. “A High-Speed and Low-Power Voltage Controlled Oscillator in 0.18-um CMOS Process”, pp.933-936, IEEE 2007.

Reza Molavi, Shahriar Mirabbasi, and Hormoz Djahanshahi “ 27-GHz Low-Power Push-Push LC VCO with Wide Tuning Range in 65nm CMOS ” IEEE Journal of Solid-State Circuits, 4244 -9474,pp.1141-1144, September 2011.

Neda Nouri and Shahriar Mirabbasi, “A 900MHz -2GHz Low-Swing Low-Power 0.18μm CMOS PLL’’, IEEE CCECE, Saskatoon, 0-7803- 8886-0, pp.1558-1561, May 2005.

Shuenn-Yuh Lee and Jian-Yu Hsieh, “Analysis and Implementation of a 0.9-V Voltage –Controlled Oscillator with Low Phase Noise and Low Power Dissipation”, IEEE Trans. On circuits and systems, vol.55, no.7, July 2008.

Lizhong Sun and Tadeusz A. Kwasniewski, “A 1.25-GHz 0.35-um Monolithic CMOS PLL Based on a Multiphase Ring Oscillator”, IEEE Journal of Solid-State Circuits, pp.910-916, VOL. 36, JUNE 2001.

M.Vamshi Krishna, J.Xie, M.A.Do, C.C.Boon, K.S.Yeo and Aaron, A 1.8-V 3.6-mW 2.4-GHz Fully integrated CMOSFrequency Synthesizer for IEEE 802.15.4, 18th IEEE/IFIP International Conference on VLSI and System-on-Chip ,978-1-4244-6471, pp.387-391, May 2010.

Mehdi Ayat ,Behnam Babaei , Reza Ebrahimi Atani , Sattar

Mirzakuchaki and Babak Zamanlooy, “Design of A 100MHz - 1.66GHz, 0.13μm CMOS Phase Locked Loop”, International Conference on Electronic Devices, Systems and Applications , 978-1-4244-6632-0, pp.154-158,2010.

S. J. Lee, B. Kim, and K. Lee, “A novel high-speed ring oscillator for multiphase clock generation using negative skewed delay scheme,” IEEE J. Solid-State Circuits, pp. 289–291, vol. 32, Feb-1997.

C. H. Park and B. Kim, “A Low-Noise 900 MHz VCO in 0.6 μm CMOS,” IEEE Journal of Solid State Circuits, pp. 586 – 591, 1999.

Ali Hajimiri, Sotirios Limotyrakis, and Thomas H. Lee, “Jitter and Phase Noise in Ring Oscillators”, IEEE Journal of Solid-State Circuits, 0018–9200, pp. 790-804, VOL. 34, JUNE 1999.

B. Razavi, “Design of Integrated Circuits for Optical Communications”, McGraw-Hill, New York, 2003.

Ashish Raman and R. K. Sarin , “0.18-μm Low Power CMOS Ring Oscillator for Radio Frequency Applications”, International Journal of Computer Theory and Engineering, pp.770-774, Vol. 3, December 2011.

Mike Shuo-Wei Chen et al, “A Calibration-Free 800MHz Fractional-N Digital PLL with Embedded TDC”, ISSCC, February 2010.

Tai Nghia Nguyen and Jong-Wook Lee “Low Phase Noise Differential Vackar VCO in 0.18 CMOS Technology”, IEEE Microwave and Wireless Components Letters, Vol. 20, No. 2, February 2010.

Mohammad Niaboli-Guilani, Alireza Saberkari and Reza Meshkin, “A Low Power Low Phase Noise CMOS Voltage Controlled Oscillator”, IEEE ICECS, 978-4244-8157, pp.422-425, 2010.

P. Guillot, P. Philippe, C. Berland and J.-F. Bercher, “A 2GHz 65nm CMOS digitally-tuned BAW oscillator”, IEEE Journal of Solid-State Circuits, 4244-2182,.pp.722-725 ,August 2008.

S.S. Rai and B.P. Otis, “A 600 μW BAW-Tuned Quadrature VCO Using Source Degenerated Coupling,” IEEE Journal of Solid-State Circuits, vol. 43, pp. 300-305. 2008.

Siegfried Dossou, S. Joblot, D. Petit and P. Ancey, “ A 2.5 GHz low phase noise oscillator design in 65nm CMOS technology with reduced current consumption”, IEEE Journal of Solid-State Circuits, 4244- 2540,pp.978-990, August 2008.


Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.