An Efficient Selective Trigger Scan Architecture for VLSI Testing
Abstract
Keywords
Full Text:
PDFReferences
Shervin Sharifi, Javid Jaffari, Mohammad Hosseinabady, Ali Afzali-Kusha, and Zainalabedin Navabi ,2005, “Simultaneous Reduction of Dynamic and Static Power in Scan Structures”,in proc.design,automation and test in Europe , vol.2,pp.846- 851.
Swarup Bhunia, Hamid Mahmoodi, Debjyoti Ghosh,, Saibal Mukhopadhyay, Kaushik Roy, March 2005, “Low-Power Scan Design Using First-Level Supply Gating “, IEEE Transactions Very Large Scale Integration (VLSI) Systems.,vol.13, NO.3,pp.384- 395.
JACOB ZIV, FELLOW,AND ABRAHAM LEMPEL,September 1978,” Compression of Individual Sequences via Variable-Rate Coding ”,IEEE Transactions on information theory, vol. T-24, NO. 5.
Paul G. Howard and Jeffrey Scott Vitter, March 30-April 1, 1993,” Fast and Efficient Lossless Image Compression,” IEEE Computer Society, pages 351-360.
Irith Pomeranz, Sudhakar M. Reddy,July 1993,” 3-Weight Pseudo-Random Test Generation on Based a Deterministic Test Set for Combinational and Sequential Circuits, IEEE Transactions on computer-aided design of integrated circuits and Systems, vol.12,No.7.
uan-Chih Tsai, Kwang-Ting (Tim) Cheng, Chih-Jen (Mike) Lin, Sudipta Bhawmik, December1998,” Efficient Test-Point Selection for Scan-Based BIST”, IEEE Transactions Very Large Scale Integration (VLSI) Systems.,vol.6. No.4
Refbacks
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.