Open Access Open Access  Restricted Access Subscription or Fee Access

FPGA Implementation of High Speed RC4 Algorithm

N. Pranavi, A. Hazarathaiah, B. Ravi  kumar

Abstract


Rivest Code4 Algorithm is most popular Stream Cipher, which is widely used in many security protocols and standards due to its speed and flexibility. A few hardware implementations were previously recommended in the literature with the objective of enhancing the performance, area, or both. In this paper, a new hardware implementation of the RC4 algorithm using FPGA is proposed. The primary thought of this design is the utilization of a dual-port block RAM for image encryption in the FPGA in order to better utilize the available logic and memory resources. Joined with a new pipelined hardware implementation, the new outline accomplishes better performance. The design is portrayed utilizing Verilog HDL and synthesized and implemented using Xilinx 14.1 ISE suite for content encryption as well as Quartus-II 9.1 for image encryption of various FPGA devices. Synthesis results demonstrate that the proposed design accomplishes higher efficiency than previous implementations by diminishing area while keeping up a good throughput.


Keywords


Cryptography, RC4 Stream Cipher, Pipelining, Block RAM, Performance, Area, Power, Quartus, FPGA.

Full Text:

PDF

References


M. Galanis, P. Kitsos, G. Kostopoulos, N. Sklavos, O. Koufopavlou and C. Goutis, "Comparison of the hardware architectures and FPGA implementations of stream ciphers," in The 11th IEEE Int. Conf. Electronics, Circuits andSystems, Tel Aviv, Israel, 2004.

S. S. Gupta, S. Maitra, G. Paul and S. Sarkar, "(Non-) Random Sequences from (Non-) Random Permutations Analysis of RC4 Stream Cipher," Journal of Cryptology, vol. 27, no. 1, pp. 67-108, 2014.

N. AlFardan, D. Bernstein, K. Paterson, B. Poettering and J. Schuldt, "On the security of RC4 in TLS," in the 22nd USENIX Security Symposium, Washington, D.C., 2013.

B. Forouzan, Cryptography and Network Security, McGraw-Hill, 2008.

P. Hamalainen, M. Hännikäinen, T. Hamalainen and J. Saar, "Hardware implementation of the improved WEP and RC4 encryption algorithms for wireless terminals," in European Signal Processing Conference, Tampere Finland, 2000.

P. Kitsos, G. Kostopoulos, N. Sklavos and O. Koufopavlou, "Hardware implementation of the RC4 strea cipher," in the 46th IEEE Midwest Sym. Circuits and Systems, Cairo, Egypt, 2003.

P. Rourab, S. Saha, J. Sadique Uz Zaman, S. Das, A. Chakrabarti and R. Ghosh, "A simple 1-byte 1-clock RC4 design and its efficient implementation in FPGA coprocessor for secured ethernet communication," arXiv: 1205.1737, 2012.

S. Paul and B. Preneel, "A new weakness in the RC4 keystream generator and an approach to improve the security of the cipher," Fast Software Encryption, Lecture Notes in Computer Science, vol. 3017, p. 245–259 ,2004.

M. Mckague, "Design and analysis of RC4-like stream ciphers," Master’s thesis, University of Waterloo, 2005.

A. Al Noman, R. Sidek and A. R. Ramli, "Hardware implementation of RC4A stream cipher," Int. Journal of Cryptology Research, vol. 1, no. 2, pp. 225-233, 2009.

N. B. Hulle, R. D. Kharadkar and A. Y. Deshmukh, "Novel hardware implementation of modified RC4 stream cipher for wireless network security," Int. Journal of Computer Applications, vol. 47, no. 7, pp. 1 - 8, 2012.

J. D. Lee and C. P. Fan, "Efficient low-latency RC4 architecture designs for IEEE 802.11i WEP/TKIP," in Int Symp. on Intelligent Signal Processing and Communication Systems, Xiamen, China, 2007.

S. Gupta, A. Chattopadhyay, K. Sinha, S. Maitra and B. Sinha, "High-performance hardware implementation for RC4 stream cipher," IEEE Transactions on Computers, vol. 62, no. 4, pp. 730-743, 2013.

Eyad Taqieddin*, Ola Abu-Rjei, Khaldoon Mhaidat, Raed Bani-Hani” Efficient FPGA Implementation of the RC4 Stream Cipher using Block RAM and Pipelining” The 6th International Conference on Emerging Ubiquitous Systems and Pervasive Networks.

Xilinx, "XST user guide for Spartan-3E, and 7 Series devices," April 2014. [Online]. Available http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_2/xst_v6s6.pdf. [Accessed 30 May 2015].

Altera”Qurtus user guid for Stratix-III,” 2009 Available at http://www. altera/91sp2/quartus/common/help/tutorial.


Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.