A Novel Implementation of Watermarking Techniques for IP Core Identification
Abstract
Keywords
Full Text:
PDFReferences
T. Abdel-Hamid, S. Tahar, and E. M. Aboulhamid, “IP watermarking techniques: Survey and comparison,” in Proc. IEEE Int. Workshop System-on-Chip Real- Time Appl., 2003, pp. 60–65.
R.Chapman, T. S. Durrani, and A. P. Tarbert, “Watermarking DSP algorithms for system on chip implementation,” in Proc. IEEE Int. Conf. Electron., Circuits Syst.,1999, pp. 377–380.
E. Charbon, “Hierarchical watermarking in IC design,” in Proc. IEEE Custom Integr. Circuits Conf., May 1998, pp. 295–298.
I.J. Cox, J. Kilian, F. T. Leighton, and T. Shamoon, “Secure spread spectrum Watermarking for multimedia,” IEEE Trans. Image Process., vol. 6, no. 12, pp.1673–1687, Dec. 1997.
J. Cox, M. L. Miller, and J. A. Bloom, Digital Watermarking. San Mateo, CA: Morgan Kaufmann, 2002.
Y. C. Fan, A. Chiang, D. C. Sung, T. C. Chi, J. C. Jiang,Y. T. Hsieh, and J. H. Shen, “Testing based SoC/VLSI IP identification and protection platform,” in Proc. IEEE IMTC, May 1–3, 2007, pp. 1–4.
B. Kahng, J. Lach, W. H. Mangione-Smith, S. Mantik, I. L. Markov, M. Potkonjak, P. Tucker, H. Wang, and G. Wolfe, “Watermarking techniques for intellectual property protection,” in Proc. IEEE Des. Autom. Conf., 1998, pp. 776–781.
Kahng, S. Mantik, I. L. Markov, M. Potkonjak, P. Tucker, H.Wang, and G. Wolfe, “Robust IP watermarking methodologies for physical design,” in Proc. IEEE Des. Autom. Conf., Jun. 1998, pp. 782–787.
B. Kahng et al., “Constraint-based watermarking techniques for design IP protection,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 20, no.10, pp. 1236–1252, Oct. 2001.
Kahng, D. Kirovski, S. Mantik, M. Potkonjak, and J. L. Wong, “Copy detection for intellectual property protection of VLSI designs,” in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des., 1999, pp. 600–604.
J. Lach, W. H. Mangione-Smith, and M. Potkonjak, “Fingerprinting digital circuits on programmable hardware,” in Proc. Int. Workshop Inf. Hiding, 1998, pp. 16–31.
T. Murray and J. P. Hayes, “Testing ICs: Getting to the core of the problem,” Computer, vol. 29, no. 11, pp. 32–38, Nov. 1996.
N.Narayan, R. D. Newbould, J. D. Carothers, J. J.Rodriguez, and W. T. Holman, “IP protection for VLSI designs via watermarking of routes,” in Proc. IEEE Int. Conf. ASIC/SOC, Sep. 2001, pp. 406–410.
H. W. Tsao and Y. C. Fan, “Method and device for IC identification,” R.O.C. Patent I226 001, Jan. 1, 2005.
Y. C. Fan, H. Y. Yang, and H. W. Tsao, “Direct access test scheme for IP core protection,” in Proc. IEEE AP-ASIC Conf., Aug. 2004, pp. 262–265.
Yu-Cheng Fan,” Testing-Based Watermarking Techniques for Intellectual- Property Identification in SOC Design,” IEEE Trans.Instrumentation and Measurement, vol.57, no.3, March 2008
Refbacks
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.