Open Access Open Access  Restricted Access Subscription or Fee Access

A Novel Implementation of Watermarking Techniques for IP Core Identification

R. Sasikala, K. Usha Kingsly Devi

Abstract


In order to reduce the time to market and increase productivity in SOC design, reuse of previously designed modules is becoming a common practice. Design reuse leads to the development of IP identification circuits. This paper presents the identification of the intellectual-property (IP) in SOC (System-On-Chip) design using watermarking algorithm. IP identification procedures depend on current IP-based design flow. A watermark-generating circuit (WGC) and test patterns are embedded into the IP core at the behavior design level. Therefore, this scheme can also successfully survive synthesis, placement, and routing. It can identify the IP at various design levels. Five methods are used to combine WGC and test patterns. Depending upon these methods, the watermark sequence and test patterns are combined and produces the output. From this, identification of the IP can be done. The identity of the IP is proven during the general test process without implementing any extra extraction flow. After the chip has been manufactured and packaged, it is easy to detect the identification of the IP provider. There is no need of microphotograph. This scheme has the advantages of low hardware overhead, low tracking costs, and low processing-time costs.

Keywords


System-on-chip, Intellectual Property, Watermark Generating Circuit

Full Text:

PDF

References


T. Abdel-Hamid, S. Tahar, and E. M. Aboulhamid, “IP watermarking techniques: Survey and comparison,” in Proc. IEEE Int. Workshop System-on-Chip Real- Time Appl., 2003, pp. 60–65.

R. Chapman, T. S. Durrani, and A. P. Tarbert, “Watermarking DSP algorithms for system on chip implementation,” in Proc. IEEE Int. Conf. Electron., Circuits Syst.,1999, pp. 377–380.

E. Charbon, “Hierarchical watermarking in IC design,” in Proc. IEEE Custom Integr. Circuits Conf., May 1998, pp. 295–298.

I.J. Cox, J. Kilian, F. T. Leighton, and T. Shamoon, “Secure spread spectrum Watermarking for multimedia,” IEEE Trans. Image Process., vol. 6, no. 12, pp.1673–1687, Dec. 1997.

Y. C. Fan, A. Chiang, D. C. Sung, T. C. Chi, J. C. Jiang, Y. T. Hsieh, and J. H. Shen, “Testing based SoC/VLSI IP identification and protection platform,” in Proc. IEEE IMTC, May 1–3, 2007, pp. 1–4.

A. B. Kahng et al., “Constraint-based watermarking techniques for design IP protection,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 20, no.10, pp. 1236–1252, Oct. 2001.

B. Kahng, D. Kirovski, S. Mantik, M. Potkonjak, and J. L. Wong, “Copy detection for intellectual property protection of VLSI designs,” in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des., 1999, pp. 600–604.

J. Lach, W. H. Mangione-Smith, and M. Potkonjak, “Fingerprinting digital circuits on programmable hardware,” in Proc. Int. Workshop Inf. Hiding, 1998, pp. 16–31.

G.Wolfe, J. L. Wong, and M. Potkonjak, “Watermarking graph partitioning solutions,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 21, no. 10, pp. 1196–1204, Oct. 2002

Yu-Cheng Fan,” Testing-Based Watermarking Techniques for Intellectual- Property Identification in SOC Design,” IEEE Trans.Instrumentation and Measurement, vol.57, no.3, March 2008


Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.