Open Access Open Access  Restricted Access Subscription or Fee Access

A Comparative Analysis of Low Leakage Current Full Adder Cells for Embedded Processors

M. Janaki Rani, Dr.S. Malarkkan

Abstract


Leakage current optimization is one of the most important design criteria in current-day VLSI chips. In this paper different standby leakage reduction techniques like MTCMOS power gating, self-adjustable voltage level circuit, reverse body bias and transistor stack are proposed. The above techniques are applied to various designs of full adder cells using 28T, 24T, 10T, SERF adder, CLRCL adder and 4-bit adder circuits. This work analyses the leakage current of the circuits by varying the supply voltage from 0.5v to 1.0v.The delay in the sum and carry outputs after applying the reduction techniques are analyzed for the full adder cell. The output voltage levels of the adder cells are tabulated. The circuits are simulated using HSPICE in 90 nm process technology using BSIM4 MOSFET models. The effect of temperature on leakage current is also observed by varying the temperature from 25°C to 100°C. The leakage current decreases with all the proposed methods and the reduction are more with MTCMOS power gating technique.


Keywords


Full Adder Cell, Leakage Current, MTCMOS Power Gating, Reverse Body Bias, Transistor Stack.

Full Text:

PDF

References


L. Junming, S. Yan, L. Zhenghui and W. Linging, “A Novel 10-

Transistor Low-Power High-speed Full Adder cell”, Proc. of IEEE 6th

International Conference Solid State and Integrated Circuit Technology,

pp. 1155-1158, 2001.

A.M. Shams and Gu. M. Zhang, “A Review of 0.18μm Full Adder

Performances for Tree Structure Arithmetic Circuits”, IEEE Trans. Very

Large Scale Integrating (VLSI) systems, Vol. 13 , No. 6, pp. 686-695,

Yang Pan Liu, Robert P. Dick, Li Shang and Huazhang, “Accurate

Temperature Dependent Integrated Circuit Leakage Power Estimation is

Easy”, EDAA 2007.

K. Roy, S.. Mukhopadhyay, and H. Mahmoodi-Meimand, “Leakage

Current Mechanisms and Leakage Reduction Techniques in Deepsubmicrometer

CMOS Circuits,” Proc. IEEE, Vol. 91, No. 2, pp. 305-

, February 2003.

Rabaey J. ,”Digital Integrated Circuits-A Design Perspective”, Prentice

Hall, 1996.

A. Fayed and M.A. Bayoumi, “A Low-Power 10- Transistor Full Adder

Cell for Embedded Architectures”, IEEE Int. Symposium on Circuits &

Systems, pp. 226-229, 2001.

http://www- device.eecs.Berkeley.edu/~ptm/mosfet

Hung Tien Bui, Yuke Wang, Yingtao Jiang,” Design and Analysis of

Low-Power 10-Transistor Full Adders Using Novel XOR-XNOR

Gates,” IEEE Trans. On Circuits and Systems –II, Vol. 49, No. 1,

January 2002.

Mohammad hossein Moaiyeri, Reza Faghih Mirzaee, Keivan Navi,

“Two New Low-Power and High- Performance Full Adders,” Journal of

Computers, Vol. 4, No. 2, pp. 119-126, February 2009.

R. Shalem et al,”A Novel Low Power Energy Recovery Full Adder cell”

in Proc. IEEE Great Lakes VLSI symposium, pp. 380-383, February

Dhireesha Kudithipudi, Eugene John,” Implementation of Low Power

Digital Multipliers Using 10 Transistor Adder Blocks,” Journal of Low

power Electronics, Vol. 1, No. 3, 2005.

Jin fa Lin, Yin-tsang Hwang, Ming-Hwa Shen, Cheng-Che Ho, “ A Novel High-Speed and Energy Efficient 10-Transistor Full Adder Design,” IEEE trans. on Circuits and Systems-I, Vol. 54, No..5, May 2007.

S. Mutoh, D.Douseki, Y. Aoki, S. Shigematsuand J. Yamada,” 1-V Power Supply High Speed Digital Circuit Technology with Multi-Threshold Voltage CMOS”, IEEE JSSC , Vol. 30, No. 8, pp.847-854, August 1995.

James Kao. Siva Narendra, Anantha P Chandrakasan, “Sub-threshold Leakage Modeling and Reduction Techniques”, IEEE 2002.

Tadayoshi Enomoto, Yoshinori Oka and Hiroaki Shikano,” A Self-controllable Voltage Level Circuit and its Low Power High speed CMOS Circuit Applications”, IEEE JSSC , Vol. 38, No. 7, pp. 1220-1226, July 2003.

Vasanth Venkatachalam and Michael Franz, “Power Reduction Techniques for Microprocessor Systems,” ACM Computing Surveys, Vol. .37, No. 3, pp.195-237, September 2005.

Siva Narendra, Vivek De, Shekar Borkar, Dimitri A Antonisdis and Anantha P. Chandrakasan, “Full-Chip Sub-threshold Leakage Power Prediction and Reduction Techniques for Sub 0.18-m CMOS,” IEEE Journal of Solid State Circuits, Vol. 39, No. 2, pp.501-510, February 2004.

Liang Yu Loy, Weijia Zhang, Zhi-Hui Kong, WangLing Goh and Kiat-seg-Yeo, “Body-Boot strapped Buffer Circuit for CMOS Static Power Reduction,” IEEE 2008.

J. Tschanz, S. Narendra, Y. Ye, B. Bloechel, S.Borkar, V.De, “Dynamic Sleep Transistor and Bodybias for Active Leakage Power Control of Microprocessors,” IEEE Journal of Solid State Circuits, Vol. 38, No. 2, pp.1838-1845 , November 2003.


Refbacks

  • There are currently no refbacks.