Open Access Open Access  Restricted Access Subscription or Fee Access

FPGA based Implementation of Low Area and Power 16-bit Multiplier-Accumulator using Bypass Technique with SPST Adder using Verilog

Addanki Purna Ramesh, Dr.A.V.N. Tilak, Dr.A.M. Prasad

Abstract


High-speed (Multiplier- Accumulator) MAC is the core component of DSPs. As a large number of filtration, convolutions, and related operations are needed during the digital signal processing. To operate the computing mentioned above, High-speed MAC is an indispensable arithmetic unit of DSPs, and its performance directly influents the overall performance of DSPs. In this paper MAC unit consists of multiplier and accumulation modules. In multiplier module we use a FAB cell which bypasses zero input and for partial products addition we use SPST adder instead of full adders. So we proposing bypass technique with SPST adder for reducing the area and dynamic power. The modules are implemented in Verilog and code is dumped into the target device Xilinx Spartan3E xc3s500eft256-4. The proposed method reduces the area of 23.83% Number of Slices, 19.49 % Number of 4 input LUTs and 42.2% less power consumption as compared to carry save array MAC.

Keywords


MAC (Multiplier-Accumulation), Bypass Technique, SPST (Spurious Power Suppression Technique) Adder, Carry Save Array Adder.

Full Text:

PDF

References


N.Ravi, Dr.T.S.Rao, Dr.T.J.Prasad” Performance Evaluation of Bypassing Array Multiplier with Optimized Design”, International Journal of Computer Applications (0975 – 8887) Volume 28– No.5, August 2011

Saravanan, S., Madheswaran, M.,”Design of low power multiplier with reduced Spurious transition activity technique for wireless sensor network", Wireless Communication and Sensor Networks, 2008. WCSN 2008. Fourth International Conference on, Issue:,27-29Dec.2008.

K. H. Chen, and Y. S. Chu, "A low power multiplier with spurious power Suppression technique," IEEE Transaction on. Very Large Scale Integration (VLSI) System.vol 15, no.7, pp. 846-850, July 2007.

Z. Huang and M. D. Ercegovac, "High performance low power left-to right array Multiplier design," IEEE Transaction on Computer. vol.54, no.3, pp. 272-283, March2005.

Chang.C.H, Gu. J, Zhang. M, "A. review of 0.18-μm full adder performances for tree structured arithmetic circuits," IEEE Transaction on Very Large Scale Integration (VLSI) System vol.13, n.o.6, pp. 686-695, 2005.

K. H. Chen , K. C. Chao , J. I. Guo , J. S. Wang and Y. S. Chu "Design exploration of a spurious power suppression technique (SPST) and its applications", Proc. IEEE Asian Solid-State Circuits Conf., pp.341 2005.

Z. Huang and M. D. Ercegovac "High-performance low-power left-to-right array multiplier design", IEEE Trans. Compute., vol. 54, pp.272 2005.

M. C. Wen, S. J. Wang and Y. N. Lin "Low-power parallel multiplier with column bypassing", Electron. Lett. vol. 41, pp.581 2005.

O. Chen, S. Wang, and Y. W. Wu, "Minimization of switching activities of partial Products for designing low-power multipliers," IEEE Transaction on Very Large Scale Integration (VLSI) System, vol.1.1, no.3, pp. 418-433, Jun. 2003.

O. Chen, S. Wang and Y. W. Wu "Minimization of switching activities of partial Products for designing low-power multipliers", IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 11, pp.418 2003.

O. Chen, R. Sheen and S. Wang "A low-power adder operating on effective dynamic Dataranges", IEEETrans. Very Large Scale Integr.(VLSI) Syst., vol10, pp.435,2002

H. T. Bui, Y. Wang, and Y. Jiang, "Design and analysis of low-power 10-transistor full adders using novel XOR- XNOR gates", IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 49, no. 1, pp.25 -30 2002.

H.-C.ChowandI-C.Wey,“A 3.3V1GHz high speed pipelined booth multiplier,” In Proc.2002IEEE Int. Symp.Circuits and Systems, vol.1, pp.457-460, May 2002.

Y. Liao and D. B. Roberts "A high-performance and low-power 32-bit multiply accumulate unit with single-instruction–multiple-data (SIMD) feature", IEEE J. Solid-State Circuits, vol. 37, pp.926 2002.

K. K. Parhi "Approaches to low-power implementations of DSP systems", IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 48, pp.1214 2001.

K.ChoiandM.Song,“Design of a high performance 32*32-bitmultiplier with Novel Sign select Booth encoder,”inProc.2001 IEEE Int. Symp.Circuits and Systems, vol.2, pp.701-704, May 2001.

A.A.Fayed and M.A. Bayoumi, “A novel architecture for low-powered-sign of Parallel Multipliers,” inProc.IEEE Computer Society Work shop on VLSI, pp.149-54, Apr.2001.

Chang-Young Han, Hyoung-Joon Park, Lee-Sup Kim, "A low-power array multiplier using separated multiplication technique", Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on, on page(s): 866 - 871, Volume:48Issue:9,Sep2001.

W.-C. Yeh and C.-W. Jen, High-Speed Booth Encoded Parallel Multiplier Design, IEEE Trans. Computers, vol. 49, no. 7, pp. 692-701, July 2000.

P S. M. Lee, J. H. Chung, H. S. Yoon, and M. M. O. Lee, “High speed and ultra low Power 16x16 mac design using tg techniques for web based multimedia system,” in Asia South Pacific Design Automation Conference. ACM/IEEE, 2000, pp. 17–18.

Vaibhav Dua.Comparison of 8-Bit MultipliersDesigned in Different Non- Clocked Logic Style on The Basis of Power.


Refbacks

  • There are currently no refbacks.