ASIC Implementation of Efficient Error Detection for Floating Point Addition
Giorgos Dimitrakopoulos, Kostas Galanopoulos, Christos Mavrokefalidis, Dimitris Nikolos. “Low Power Leading-Zero Counting and Antici-pation Logic for High-Speed Floating Point Units”. In Proc. of, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 16, No. 7, pages 837-850, July 2008.
Ali malik and Soek bum ko. “Design tradeo analysis of floating point adders in FPGAs”. Can. J. elect. Comput. Eng., 2008 IEEE.
Loucas Louca, Todd A cook and William H. Johnson. “Implementation of IEEE single precision floating point addition and multiplication on FPGAs”. 1996 IEEE.
Z. Luo and M. Martonosi. “Accelerating pipelined integer and floating-point accumulations in configurable hardware with delayed addition techniques”. IEEE Transactions on Computers, vol. 49, no. 3, pp. 208-218, 2000.
B.Ramkumar, and Harish M Kittur. “Low Power and Area E cient Carry Select Adder”. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, pp. I-S (2012).
Institute of Electrical and Electronics. “Standard for Binary floating point arithmetic”.IEEE Std 754-1985.
Naresh Grover, M.K.Soni. “Design of FPGA based 32-bit Floating Point Arithmetic Unit and verification of its VHDL code using MATLAB”. I.J. Information Engineering and Electronic Business, 2014, 1, 1-14 Published Online February 2014 in MECS.
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.